Recherche

Afficher tous les résultats pour

Accueil

Personne

Yusuf Leblebici

Cette personne n’est plus à l’EPFL

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (405)

Block Matching Based Real-Time Optical Flow Hardware Implementation

Yusuf Leblebici, Kerem Seyid, Andrea Richaud, Raffaele Capoccia

Optical flow calculation algorithms are hard to implement on hardware level in real-time due to their complexity and high computational load. In this work, we present a novel hierarchical block matching based optical flow algorithm. The algorithm estimates ...

Ieee2016

A Chip-Level Post-CMOS Via-Last Cu TSV Process for Multi-Layer Homogeneous 3D Integration

Yusuf Leblebici, Seniz Esra Küçük, Woo Yeong Cho

In this paper, a die-level CMOS post-processing scheme for 3D integration using the via-last approach is presented for multi-layer stacking. The process includes TSV fabrication, chip-to-chip bonding, and finally the TSV filling with Cu electroplating. The ...

Ieee2016

Review of Advances in Neural Networks: Neural Design Technology Stack

Yusuf Leblebici, Stanislaw Andrzej Wozniak

This review provides a high-level synthesis of significant recent advances in artificial neural network research, as well as multi-disciplinary concepts connected to the far-reaching goal of obtaining intelligent systems. We assume that a global outlook of ...

Elsevier2016

A 16-Channel 1.1mm2 Implantable Seizure Control SoC with Sub-μW/Channel Consumption and Closed-Loop Stimulation in 0.18μm CMOS

Alexandre Schmid, Yusuf Leblebici, Mahsa Shoaran, Amirhossein Shahshahani, Masoud Shahshahani

We present a 16-channel seizure detection system-on-chip (SoC) with 0.92μW/channel power dissipation in a total area of 1.1mm² including a closed-loop neural stimulator. A set of four features are extracted from the spatially filtered neural data to achiev ...

IEEE2016

Architectural Modeling of a Multi-Tone/Single-Sideband Serial Link Transceiver for Lossy Wireline Data Links

Yusuf Leblebici, Gain Kim

This paper presents a serial link transceiver (TRX) architecture that enables high-speed data transmission over a lossy backplane channel without the presence of equalization circuits. The proposed architecture employs multi-tone signaling to reduce inter- ...

Ieee2016

Effect of Hf Metal Layer on the Switching Characteristic of HfOX-based Resistive Random Access Memory

Yusuf Leblebici, Jury Sandrini, Elmira Shahrabi, Marios Barlas, Behnoush Attarimashalkoubeh

In this study, we propose the insertion of an ultrathin Hf layer at the interface between TiN (top electrode) and HfOX (electrolyte), and then studied its effect on the device electrical properties. In order to obtain the desired switching characteristics, ...

Ieee2016

Designing secure systems: Manufacturing, circuits and architectures

Yusuf Leblebici

2016

Design and Analysis of Jitter-Aware Low-Power and High-Speed TSV Links for 3D ICs

Yusuf Leblebici, Giovanni De Micheli, Alessandro Cevrero, Giulia Beanato, Kiarash Gharibdoust

This paper presents a circuit-level design and analysis of high-data-rate 3D serial vertical links which exploit the high bandwidth provided by TSV technology. As most of the existing TSVs consume a large amount of die area, the serial configuration can sa ...

Elsevier2016

A Deep Etching Mechanism for Trench-Bridging Silicon Nanowires

Yusuf Leblebici, Zuhal Tasdemir

Introducing a single silicon nanowire with a known orientation and dimensions to a specific layout location constitutes a major challenge. The challenge becomes even more formidable, if one chooses to realize the task in a monolithic fashion with an extrem ...

Institute of Physics2016

Design and Implementation of Real-Time Multi-sensor Vision Systems (Keynote)

Yusuf Leblebici

Implementation of high performance multi-camera / multi-sensor imaging systems that are required to produce real-time video output pose a large number of unique challenges to conventional digital design based on general-purpose processors or GPUs. In poten ...

2016

Post-cmos processing and 3d integration based on dry-film lithography

Yusuf Leblebici, Yüksel Temiz, Carlotta Guiducci

A method for performing a post processing pattern on a diced chip having a foot-print, comprises the steps of providing a support wafer; applying a first dry film photoresist to the support wafer; positioning a mask corresponding to the footprint of the di ...

2015

Hardware-Oriented Dynamically Adaptive Disparity Estimation Algorithm and its Real-Time Hardware

Alexandre Schmid, Yusuf Leblebici, Abdulkadir Akin, Ipek Baz, Irem Boybat Kara, Hüseyin Baris Atakan

A real-time stereo camera disparity estimation device comprises input means arranged to input measured data corresponding to rows of left and right images; a plurality of on-chip memories arranged to buffer the input measured data; a vertical rotator hardw ...

2015

Large-scale neural networks implemented with nonvolatile memory as the synaptic weight element: comparative performance analysis (accuracy, speed, and power)

Yusuf Leblebici, Severin Sidler, Irem Boybat Kara, Carmelo Di Nolfo

We review our work towards achieving competitive performance (classification accuracies) for on chip machine learning (ML) of large scale artificial neural networks (ANN) using Non-Volatile Memory (NVM) based synapses, despite the inherent random and deter ...

2015

Real-Time Free Viewpoint Synthesis Using Three-Camera Disparity Estimation Hardware

Alexandre Schmid, Yusuf Leblebici, Jonathan Sylvain Masur, Abdulkadir Akin, Jonathan Emmanuel D Narinx, Raffaele Capoccia

The recent development of high quality free viewpoint synthesis algorithms and their implementations allows to realize glasses-free 3D perception. Although many algorithms are developed on this domain, the real-time hardware realization of a free viewpoint ...

2015

Design of High-Temperature SRAM for Reliable Operation Beyond 250 C

Yusuf Leblebici, Radisav Cojbasic

In this paper, we analyze the 6T SRAM cell failures caused by temperature and supply voltage variations, and we explore the design of robust SRAM cells for high temperature operation. This integral SRAM reliability study is performed using 180nm SOI CMOS p ...

2015

High-Frequency Scaled MoS2 Transistors

Yusuf Leblebici, Andras Kis, Clemens Benedict Nyffeler, Daria Krasnozhon, Subhojit Dutta

The interest in MoS 2 for radio-frequency (RF) application has recently increased1'2. However, little is known on the scaling behavior of transistors made from MoS 2 for RF applications, which is important for establishing performance limits for electronic ...

2015

Full Swing 20 GHz Frequency Divider with 1 V Supply Voltage in FD-SOI 28 nm Technology

Yusuf Leblebici, Hasene Gülperi Özsema, Tugba Demirci, Duygu Kostak

In this paper we present the design of a pro- grammable frequency divider in 28 nm FD-SOI CMOS technology. It consists of the cascade of a divide-by-2 cell and divide- by-2/3 blocks. The final circuit is capable of dividing by even numbers between 128 and ...

2015

Trinocular Adaptive Window Size Disparity Estimation Algorithm and Its Real-Time Hardware

Alexandre Schmid, Yusuf Leblebici, Abdulkadir Akin, Ipek Baz, Jonathan Emmanuel D Narinx, Raffaele Capoccia

This paper proposes a hardware-oriented trinocular adaptive window size disparity estimation (T-AWDE) algorithm and the first real-time trinocular disparity estimation (DE) hardware that targets high-resolution images with high-quality disparity results. T ...

2015

Monolithic fabrication of silicon nanowires bridging thick silicon structures

Yusuf Leblebici, Oliver Peric, Davide Sacchetto, Zuhal Tasdemir, Georg Fantner

2015

Jitter Analysis and Measurement in Subthreshold Source-Coupled Differential Ring Oscillators

Yusuf Leblebici, Seyed Armin Tajalli, Mahsa Shoaran

The jitter and the phase noise of ring oscillators utilizing subthreshold source-coupled logic (STSCL) style are analyzed in this paper. Closed-form equations are derived to predict the jitter and phase noise caused by white and flicker noise. Measurement ...

2015

Page 6 sur 21