Skip to main content
Graph
Search
fr
en
Login
Search
All
Categories
Concepts
Courses
Lectures
MOOCs
People
Quizes
Exercises
Publications
Startups
Units
Show all results for
Home
Lecture
Simulation-Based Verification
Graph Chatbot
Related lectures (32)
Optimization and Simulation: Introduction to Simulation
Introduces state-of-the-art methods in optimization and simulation, covering topics like statistical analysis, variance reduction, and simulation projects.
Discrete Event Simulation
Covers discrete event simulation using digital circuits, base components, complex components, and simulation implementation.
High-Level Synthesis: Formally Verified Elastic Circuits
Presents the development of a verified high-level synthesis compiler for elastic circuits.
Compiler verification: Challenges and Benefits
Explores the challenges and benefits of compiler verification, emphasizing the importance of verifying compilers for critical software.
Simulation & Optimization: Poisson Process & Random Numbers
Explores simulation pitfalls, random numbers, discrete & continuous distributions, and Monte-Carlo integration.
Automatic Optimization of Arithmetic Circuits
Explores automatic optimization of arithmetic circuits, addressing challenges in restructuring circuits for improved efficiency and performance.
Optimization and Simulation
Introduces discrete event simulation through the example of Rico at Satellite, emphasizing the importance of statistical analysis.
Exact Simulation of Coupled Wright-Fisher Diffusions
Explores the exact simulation of coupled Wright-Fisher diffusions, covering population genetics, interacting loci networks, and diffusion challenges.
Event Handling in GTKmm4: Timers and File Management
Discusses implementing keyboard events, timers, and file management in GTKmm4 applications.
Hardware Description Languages
Log in to Mediaspace to watch this video
Explores the history and significance of Hardware Description Languages in automating design processes and describing parallel hardware.
Simulation and Modeling in VLSI Systems
Log in to Mediaspace to watch this video
Explores simulation techniques and fault simulation procedures in VLSI systems.
Semicustom RTL Design: Frontend with Synthesis
Log in to Mediaspace to watch this video
Covers the fundamentals of VLSI design, focusing on the semi-custom design flow.
FPGA Programming with Speedgoat: Real-Time Signal Processing
Log in to Mediaspace to watch this video
Focuses on implementing a square function generator using Speedgoat FPGA technology and real-time signal processing techniques.
VHDL for Simulation & Testbenches
Log in to Mediaspace to watch this video
Explores VHDL for simulation, debugging, time modeling, event-based simulation, and testbench creation in digital system design.
Hardware Verification using High-Level Design Languages
Log in to Mediaspace to watch this video
Explores challenges in hardware verification, clear specifications, speculation harm, and cycle-precise semantics.
Semicustom RTL Design: Design Flow and Standard Cells
Log in to Mediaspace to watch this video
Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.
Generating a CLK Generator (PLL) IP in Vivado
Log in to Mediaspace to watch this video
Covers the process of generating a Clock Generator (PLL) IP in Vivado using the Clocking Wizard tool.
Synchronous Digital Circuits: Principles and Design
Log in to Mediaspace to watch this video
Covers principles of synchronous RTL design, custom digital circuits, Y-Diagram visualization, signal classes, and hierarchy management.
Field Programmable Gate Arrays (FPGAs)
Log in to Mediaspace to watch this video
Covers the basic principles and architecture of Field Programmable Gate Arrays (FPGAs) and their implementation options for digital circuits.
Instruction Set Extensions: High-Level Synthesis Techniques
Log in to Mediaspace to watch this video
Covers instruction set extensions and high-level synthesis techniques for optimizing embedded processors.
Previous
Page 1 of 2
Next
