Lecture
Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.
This lecture covers the fundamentals of VLSI design, focusing on the semi-custom design flow from RTL description to gate level, synthesis, and physical design. Topics include RTL design, timing constraints, synthesis scripts, clock tree constraints, power planning, and technology files.
This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.
Watch on Mediaspace