Lecture

Sequential Logic Circuits in VHDL

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Description

This lecture covers the modeling of sequential logic circuits in VHDL, focusing on processes, control instructions, flip-flops, counters, and registers. It explains the advanced sequential instructions in VHDL, including the use of processes, sequential flow, and parallel execution. The lecture also discusses the rules of operation for processes, the wait instruction syntax, and control instructions like IF, CASE, and loop structures. Additionally, it delves into the synthesis of flip-flops such as RS, D, and JK, as well as counters like modulo 10 and modulo N. The lecture concludes with the synthesis of shift registers in VHDL.

Official source

Ontological neighbourhood

Computer engineering

Hardware engineering: Microprocessors

Related concepts (32)

Instruction pipelining

In computer engineering, instruction pipelining is a technique for implementing instruction-level parallelism within a single processor. Pipelining attempts to keep every part of the processor busy with some instruction by dividing incoming instructions into a series of sequential steps (the eponymous "pipeline") performed by different processor units with different parts of instructions processed in parallel. In a pipelined computer, instructions flow through the central processing unit (CPU) in stages.

Income statement

An income statement or profit and loss account (also referred to as a profit and loss statement (P&L), statement of profit or loss, revenue statement, statement of financial performance, earnings statement, statement of earnings, operating statement, or statement of operations) is one of the financial statements of a company and shows the company's revenues and expenses during a particular period. It indicates how the revenues (also known as the “top line”) are transformed into the net income or net profit (the result after all revenues and expenses have been accounted for).

Processor register

A processor register is a quickly accessible location available to a computer's processor. Registers usually consist of a small amount of fast storage, although some registers have specific hardware functions, and may be read-only or write-only. In computer architecture, registers are typically addressed by mechanisms other than main memory, but may in some cases be assigned a memory address e.g. DEC PDP-10, ICT 1900.

Shift register

A shift register is a type of digital circuit using a cascade of flip-flops where the output of one flip-flop is connected to the input of the next. They share a single clock signal, which causes the data stored in the system to shift from one location to the next. By connecting the last flip-flop back to the first, the data can cycle within the shifters for extended periods, and in this configuration they were used as computer memory, displacing delay-line memory systems in the late 1960s and early 1970s.

Control flow

In computer science, control flow (or flow of control) is the order in which individual statements, instructions or function calls of an imperative program are executed or evaluated. The emphasis on explicit control flow distinguishes an imperative programming language from a declarative programming language. Within an imperative programming language, a control flow statement is a statement that results in a choice being made as to which of two or more paths to follow.

Related lectures (64)

Introduction to Processors

Covers the fundamentals of processors, from digital logic to program execution, including components like ALU, register file, and control logic.

VLIW Architectures: Compilers and Instruction Level Parallelism

Covers VLIW architectures and compilers, focusing on instruction level parallelism and optimization techniques.

Timing Analysis: Synchronous Circuit Design

Covers timing analysis of synchronous circuits, focusing on flip-flops, timing constraints, and metastability issues.

Arbiter FSM & FPGA Implementation

Covers the design of an Arbiter FSM in VHDL for digital system design, emphasizing access timing management.

Understanding Simultaneous Multithreading in Modern Processors