Recherche

Afficher tous les résultats pour

Accueil

Personne

Giovanni De Micheli

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (554)

Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits

Giovanni De Micheli, Hu Xu, Vasileios Pavlidis

A new approach for inserting repeaters in 3-D interconnects is proposed. The allocation of repeaters along an interplane interconnect is iteratively determined. The proposed approach is compared with two other techniques based on conventional methods used ...

2009

Thermal Balancing Policy for Multiprocessor Stream Computing Platforms

Giovanni De Micheli, David Atienza Alonso, Luca Benini

Die-temperature control to avoid hotspots is increasingly critical in Multiprocessor System-on-Chip (MPSoCs) for stream computing. In this context, thermal balancing policies based on task migration are a promising approach to re-distribute power dissipati ...

2009

Processor Speed Control with Thermal Constraints

Giovanni De Micheli, David Atienza Alonso, Srinivasan Murali

We consider the problem of adjusting speeds of multiple computer processors, sharing the same thermal environment, such as a chip or multichip package. We assume that the speed of each processor (and associated variables such as power supply voltage) can b ...

2009

Fabrication of Memristors with Poly-Crystalline Silicon Nanowires

Giovanni De Micheli, Sandro Carrara

Memristors are the two-terminal components that complete the symmetry between the fundamental circuit variables, and they are highly suitable for bioinspired and neuralnetwork-based computational systems due to their inherent memory effect. In this paper w ...

2009

Nano-Tera.CH: Nano-technologies for Tera-scale Problems

Giovanni De Micheli

The Nano-Tera.CH initiative is a broad engineering program in Switzerland for health and security of humans and the environment, currently funded by the Swiss government. The program rationale is rooted in advances in engineering nano-scale materials and t ...

IEEE2009

Complete Nanowire Crossbar Framework Optimized for the Multi-Spacer Patterning Technique

Yusuf Leblebici, Giovanni De Micheli, Mohamed Haykel Ben Jamaa

Nanowire crossbar circuits are an emerging architectural paradigm that promises a higher integration density and an improved fault-tolerance due to its reconfigurability. In this paper, we propose for the first time the utilization of the multi-spacer patt ...

2009

Quantum Dots and Wires to improve Enzymes-Based Electrochemical Bio- sensing

Giovanni De Micheli, Cristina Boero, Sandro Carrara

An investigation on nano-structured electrodes to detect different metabolites is proposed in this paper. Three different metabolites are considered: glucose, lactate, and cholesterol. The direct detection of hydrogen peroxide is also considered since it d ...

2009

Decoding Nanowire Arrays Fabricated with the Multi-Spacer Patterning Technique

Yusuf Leblebici, Giovanni De Micheli, Mohamed Haykel Ben Jamaa

Silicon nanowires are a promising solution to address the increasing challenges of fabrication and design at the future nodes of the Complementary Metal-Oxide-Semiconductor (CMOS) Technology roadmap. Despite the attractive opportunity that offers their org ...

IEEE Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, NJ 08855-1331 Usa2009

Physically clustered forward body biasing for variability compensation in nanometer CMOS design

Giovanni De Micheli, Luca Benini

Nanometer CMOS scaling has resulted in greatly increased circuit variability, with extremely adverse consequences on design predictability and yield. A number of recent works have focused on adaptive post-fabrication tuning approaches to mitigate this prob ...

2009

Synthesis of Networks on Chips for 3D Systems on Chips

Giovanni De Micheli, Luca Benini, Srinivasan Murali, Ciprian Seiculescu

Three-dimensional stacking of silicon layers is emerging as a promising solution to handle the design complexity and heterogeneity of Systems on Chips (SoCs). Networks on Chips (NoCs) are necessary to efficiently handle the 3D interconnect complexity. Desi ...

2009

NoC Topology Synthesis for Supporting Shutdown of Voltage Islands in SoCs

Giovanni De Micheli, Luca Benini, Srinivasan Murali, Ciprian Seiculescu

In many Systems on Chips (SoCs), the cores are clustered in to voltage islands. When cores in an island are unused, the entire island can be shutdown to reduce the leakage power consumption. However, today, the interconnect architecture is a bottleneck in ...

2009

Synchronous versus asynchronous modeling of gene regulatory networks

Abhishek Garg, Giovanni De Micheli, Ioannis Xenarios

In silico modeling of gene regulatory networks has gained some momentum recently due to increased interest in analyzing the dynamics of biological systems. This has been further facilitated by the increasing availability of experimental data on gene–gene, ...

2008

Designing Micro- and Nanosystems for a Safer and Healthier Tomorrow

Giovanni De Micheli

Institute of Electrical and Electronics Engineers2008

Joint co-clustering: Co-clustering of genomic and clinical bioimaging data

Giovanni De Micheli, Luca Benini

For better understanding the genetic mechanisms underlying clinical observations, and better defining a group of potential candidates for protein-family-inhibiting therapy, it is interesting to determine the correlations between genomic, clinical data and ...

Elsevier2008

Circuits Design and Nano-Structured Electrodes for Drugs Monitoring in Personalized Therapy

Giovanni De Micheli, Luca Benini, Andrea Cavallini, Sandro Carrara, Jacopo Olivo

Drug development and personalized therapy require accurate and frequent monitoring of the metabolic response by living tissues to treatments. In case of high risk side effects, e.g. therapies with interfering anti-cancer molecule cocktails, direct monitori ...

IEEE2008

Methods for hardware reduction and overall performance improvement in communication system

Giovanni De Micheli

The aim of the present invention is a method to achieve the customization of the communication network of a multicore communication system. This goal is achieved thanks to a method to design a multicore communication system, said communication system compr ...

2008

Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures

Giovanni De Micheli, David Atienza Alonso, Luca Benini

As feature sizes decrease, power dissipation and heat generation density exponentially increase. Thus, temperature gradients in Multiprocessor Systems on Chip (MPSoCs) can seriously impact system performance and reliability. Thermal balancing policies base ...

2008

Method to manage the load of peripheral elements within a multicore system

Giovanni De Micheli, David Atienza Alonso, Federico Angiolini

The aim of the present invention is to propose a method to provide reliability, power management and load balancing support for multicore systems based on Networks- on-Chip (NoCs) as well as a way to efficiently implement architectural support for this met ...

2008

Programmable Logic Circuits based on Ambipolar CNFET

Yusuf Leblebici, Giovanni De Micheli, David Atienza Alonso, Mohamed Haykel Ben Jamaa

Recently, it was demonstrated that the polarity of carbon nanotube field effect transistors can be electrically controlled. In this paper we show how Programmable Logic Arrays (PLA) can be built out of these devices, and we illustrate how they outperform u ...

2008

Stochastic Modeling and Analysis for Environmentally Powered Wireless Sensor Nodes

Giovanni De Micheli, Alexandru Emilian Susu, David Atienza Alonso

Environmental energy is becoming a feasible alternative for many low-power systems, such as wireless sensor nodes. Designing an environmentally powered device faces several challenges: choosing the exact type of the energy harvester, the energy storage ele ...

IEEE Press2008

Page 25 sur 28