Recherche

Afficher tous les résultats pour

Accueil

Personne

Giovanni De Micheli

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (554)

On-chip implementation of multiprocessor networks and switch fabrics

Giovanni De Micheli

On-chip implementation of multiprocessor systems needs to planarise the interconnect networks onto the silicon floorplan. Compared with traditional ASIC/SoC architectures, Multiprocessor Systems on Chips (MPSoC) node processors are homogeneous, and MPSoC n ...

2008

Prospects for logic-on-a-wire

Didier Bouvet, Yusuf Leblebici, Mihai Adrian Ionescu, Kirsten Emilie Moselund, Giovanni De Micheli, David Atienza Alonso, Mohamed Haykel Ben Jamaa

In this paper we present the top-down fabrication of gate-all-around (GAA) and body-tied @W-gate devices by a combination of etching and oxidation steps resulting in a local silicon-on-insulator structure. The GAA has advantages in terms of enhanced curren ...

2008

Reliability-Aware Design for Nanometer-Scale Devices

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Pablo Garcia del Valle, José Luis Ayala Rodrigo

Continuous transistor scaling due to improvements in CMOS devices and manufacturing technologies is increasing processor power densities and temperatures; thus, creating challenges to maintain manufacturing yield rates and reliable devices in their expecte ...

2008

HW-SW Emulation Framework for Temperature-Aware Design in MPSoCs

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Roman Hermida Correa

New tendencies envisage Multi-Processor Systems-On-Chip (MPSoCs) as a promising solution for the consumer electronics market. MPSoCs are complex to design, as they must execute multiple applications (games, video), while meeting additional design constrain ...

2008

Method to design network-on-chip (noc)-based communication systems

Giovanni De Micheli, Luca Benini, Srinivasan Murali

To tackle the increasing communication complexity of multi-core systems, scalable Networks on Chips (NoCs) are needed to interconnect the processor, memory and hardware cores of the systems. For the use of NoCs to be feasible in today's industrial designs, ...

2008

OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks

Giovanni De Micheli, David Atienza Alonso, Francisco Javier Rincon Vallejos

Accurate power and performance figures are critical to assess the effective design of possible sensor node architectures in Body Area Networks (BANs) since they operate on limited energy storage. Therefore, accurate power models and simulation tools that c ...

2008

Network-On-Chip Design and Synthesis Outlook

Giovanni De Micheli, David Atienza Alonso, Federico Angiolini, Luca Benini, Srinivasan Murali

With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor Systems-On-Chip (MPSoCs) consisting of complex integrated components communicating with each other at very high-speed rates. Intercommunication ...

2008

Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories

Didier Bouvet, Yusuf Leblebici, Mihai Adrian Ionescu, Kirsten Emilie Moselund, Giovanni De Micheli, David Atienza Alonso, Mohamed Haykel Ben Jamaa

The fabrication of crossbar memories with sublithographic features is expected to be feasible within several emerging technologies; in all of them, the nanowire (NW) decoder is a critical part since it bridges the sublithographic wires to the outer circuit ...

2008

Temperature Control of High Performance Multicore Platforms Using Convex Optimization

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Srinivasan Murali

With technology advances, the number of cores integrated on a chip and their speed of operation is increasing. This, in turn is leading to a significant increase in chip temperature. Temperature gradi- ents and hot-spots not only affect the performance of ...

2008

Implicit Methods for Probabilistic Modeling of Gene Reglatory Networks

Abhishek Garg, Giovanni De Micheli, Debasree Banerjee

In silico modeling of Gene Regulatory Networks (GRN) has recently aroused a lot of interest in the biological community for modeling and understanding complex pathways. Boolean Networks (BN) are a common modeling tool for in silico dynamic analysis of such ...

2008

Joint Hardware-Software Leakage Minimization Approach for the Register File of VLIW Embedded Architectures

Giovanni De Micheli, David Atienza Alonso, José Luis Ayala Rodrigo

New applications demand very high processing power when run on embedded systems. Very Long Instruction Word (VLIW) architectures have emerged as a promising alternative to provide such processing capabilities under the given energy budget. However, in this ...

2008

Real-time high-sensitivity impedance measurement interface for tethered BLM biosensor arrays

Horst Vogel, Samuel Terrettaz, Yusuf Leblebici, Giovanni De Micheli, Luca Benini, Yüksel Temiz, Carlotta Guiducci

This paper presents a switched-capacitor (SC) current integrator circuit for impedance measurement of tethered bilayer lipid membrane (tBLM) biosensors. The circuit comprises a small number of high performance components enabling enhanced experimental flex ...

2008

A Simulation Model for Wireless Sensor Networks Based on TOSSIM

Giovanni De Micheli, Alexandru Emilian Susu, David Atienza Alonso, Francisco Javier Rincon Vallejos

Wireless Sensor Networks (WSNs) are composed of a large number of very small devices used for biomedical or environmental monitoring applications. These devices measure various natural processes at different locations, and cooperate in order to aggregate t ...

IMSE2007

NoC emulation: a tool and design flow for MPSoC

Giovanni De Micheli, Nicolas Genko, David Atienza Alonso, Luca Benini

Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing; thus, the amount of processors, memories and application-specific signal pro- cessing cores is rapidly increasing. In these new Multi- Processor SoCs, (MPSoCs) on ...

2007

Early Wire Characterization for Predictable Network-on-Chip Global Interconnects

Yusuf Leblebici, Stéphane Badel, Ilhan Hatirnaz, Giovanni De Micheli, David Atienza Alonso, Srinivasan Murali

This work envisions a common design methodology, applicable for every interconnect level and based on early wire characterization, to provide a faster convergence to a feasible and robust design. We claim that such a novel design methodology is vital for u ...

ACM Press New York, NY, US2007

A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Guarantees

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Srinivasan Murali

Networks on Chips (NoCs) are required to tackle the increasing delay and poor scalability issues of bus-based communication architectures. Many of today’s NoC designs are based on single path routing. By utilizing multiple paths for routing, congestion in ...

2007

Dynamic simulation of regulatory networks using SQUAD

Abhishek Garg, Giovanni De Micheli, Ioannis Xenarios

Background The ambition of most molecular biologists is the understanding of the intricate network of molecular interactions that control biological systems. As scientists uncover the components and the connectivity of these networks, it becomes possible t ...

2007

Co-clustering : A versatile Tool for Data Analysis in Biomedical Informatics

Giovanni De Micheli, Luca Benini

Co-clustering has not been much exploited in biomedical in- formatics, despite its success in other domains. Most of the previous applications were limited to analyzing gene expression data. We performed co-clustering analysis on other types of data and ob ...

Institute of Electrical and Electronics Engineers2007

NoC Design and Implementation in 65 nm Technology

Giovanni De Micheli, David Atienza Alonso, Federico Angiolini, Luca Benini, Srinivasan Murali

As embedded computing evolves towards ever more powerful architectures, the challenge of properly interconnecting large numbers of on-chip computation blocks is becoming prominent. Networks-on-Chip (NoCs) have been proposed as a scalable solution to both p ...

2007

Modeling of Multiple Valued Gene Regulatory Networks

Abhishek Garg, Giovanni De Micheli, Ioannis Xenarios

In silico modeling of Gene Regulatory Networks has gained a lot of attention recently as it gives a very powerful tool to experimental biologists to gather the knowledge gained from different biological experiments and understand the dynamics of the overal ...

2007

Page 26 sur 28