Publications de Yusuf Leblebici

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Understanding the mechanical behavior of silicon nanowiresis essentialfor the implementation of advanced nanoscale devices. Although bendingtests are predominantly used for this purpose, their findings shouldbe properly interpreted through modeling. Variou ...

Dense crossbar arrays of non-volatile memory (NVM) devices represent one possible path for implementing massively-parallel and highly energy-efficient neuromorphic computing systems. We first review recent advances in the application of NVM devices to thre ...

Centralized and multi-level implementations of the Panoptic omnidirectional multiaperture visual system were previously presented by the authors, relying on transmission of all camera outputs to a single central processing node for omnidirectional image an ...

Multi-scale integration remains the primary challenge in the fabrication of miniature piezoresistive sensors, as the co-fabrication of a silicon nanowire along with a microscale shuttle is the main architecture facilitating high-sensitivity transduction. T ...

Reliability of Nanoscale Circuits and Systems: Methodologies and Circuit Architectures Milos Stanisavljevic Alexandre Schmid Yusuf Leblebici Future integrated circuits are expected to be made of emerging nanodevices and their associated interconnects, but the reliability of such components is a major threat to the design of future integrated computing systems. Reliability of Nanoscale Circuits and Systems: Methodologies and Circuit Architectures confronts that challenge. The first part discusses the state-o

A custom spherical light-field camera used as a polydioptric system where imagers are distributed over a spherical geometry, each having its own vision of the surrounding and distinct focal plane. The spherical light-field camera is also an omnidirectional ...

The theoretical analysis of R-fold modular redundancy, cascaded R-fold modular redundancy and NAND multiplexing is presented and these fault-tolerant techniques are compared in terms of resistance to massive levels of defect density. Optimal cluster size a ...

We report on a fully CMOS compatible fabrication method for ambipolar silicon nanowire FinFETs. The low thermal budget processing, compatible with monolithic 3D device integration, makes use of low pressure chemical vapor deposition (LPCVD) of amorphous Si ...

A multi-camera system inspired from the visual system of flying insects is introduced which is referred to as the Panoptic camera. In the Panoptic system each camera is mounted over a hemispherical geometry and has its own vision of surrounding and distinc ...

A current-mode

\Delta\Sigma

analog-to-digital data converter (ADC) for biomedical readout front-end systems is being presented. The core of this circuit is a current-controlled ring oscillator (CCO) whose oscillation frequency is proportional to the inpu ...

This book focuses on optical communications for short and very short distance applications and discusses the monolithic integration of optical receivers with processing elements in standard CMOS technologies. CMOS Multi-Channel Single-Chip Receivers for Multi-Gigabit Optical Data Communications provides the reader with the necessary background knowledge to fully understand the trade-offs in short-distance communication receiver design and presents the key issues to be addressed in the development of such re

In this study, we propose the insertion of an ultrathin Hf layer at the interface between TiN (top electrode) and HfOX (electrolyte), and then studied its effect on the device electrical properties. In order to obtain the desired switching characteristics, ...

Advancements in technology enable integration of multiple devices on a single core, resulting in increased on chip power and temperature densities. Higher temperatures, in turn, present a significant challenge for reliability. In this work we propose a com ...

We attempt to examine the potential of silicon nanowire memristors in the field of nanobiosensing. The mem- ristive devices are crystalline Silicon (Si) Nanowires (NWs) with Nickel Silicide (NiSi) terminals. The nanowires are fabricated on a Silicon-on-Ins ...

We study the concept of a basic building block for circuits using differential signaling and being based on graphene field effect devices. We fabricated a number of top-gated graphene FETs using commercially available graphene and employing electron beam l ...

This article presents a fully on-chip low-power LDO voltage regulator dedicated to remotely powered wireless cortical implants. This regulator is stable over the full range of alternating load current and provides fast load regulation achieved by applying ...

This article presents a power-efficient low-voltage differential signaling (LVDS) output driver circuit. The proposed approach helps to reduce the total input capacitance of the LVDS driver circuit and hence relaxes the tradeoffs in designing a low-power p ...

The discrete time analysis of the phase detector linear range extension in the first and the second order sub sampling phase-locked loop (SSPLL) is presented. The aim is to understand how much the stability and the pull-in range are affected by the linear ...

An ADC featuring a new architecture for an 8 b 64× interleaved CMOS ADC running at up to 100 GHz sampling frequency is presented. The ADC fulfills all specifications for 100 Gb/s ITU-OTU4 communication over long-distance optical fiber channels. It is based on a SAR ADC, known for its superior energy efficiency and suitability for deep-submicron digital CMOS processes, as the comparator is the only true analog element. Several improvements to existing SAR ADC architectures are presented. Alternate comparator

This article presents a novel approach for implementing ultra-low power digital components and systems using source-coupled logic (SCL) circuit topology, operating in weak inversion (sub-threshold) regime. PMOS transistors with shorted drain-substrate cont ...

Yusuf Leblebici

Chattez avec Graph Search

Nanomechanical Modeling of the Bending Response of Silicon Nanowires

Neuromorphic Computing Using Non-Volatile Memory

A Real-time Multi-aperture Omnidirectional Visual Sensor Based on Interconnected Network of Smart Cameras

A Monolithic Approach to Downscaling Silicon Piezoresistive Sensors

Reliability of Nanoscale Circuits and Systems

Real-time FPGA implementation of linear blending vision reconstruction algorithm using a spherical light field camera

Optimization of nanoelectronic systems' reliability under massive defect density using Cascaded R-fold modular redundancy

Ambipolar silicon nanowire FETs with stenciled-deposited metal gate

A Spherical Multi-camera System with Real-time Omnidirectional Video Acquisition Capability

Subthreshold Current-Mode Delta-Sigma Quantizer with 3-Decade Scalable Sampling Rate and pico-Ampere Range Resolution

CMOS Multi-Channel Single-Chip Receivers for Multi-Gigabit Optical Data Communications

Effect of Hf Metal Layer on the Switching Characteristic of HfOX-based Resistive Random Access Memory

Analysis and Optimization of MPSoC Reliability

Memristive Biosensors Under Varying Humidity Conditions

Graphene Field Effect Devices Operating in Differential Circuit Configuration

A fully on-chip LDO voltage regulator with 37 dB PSRR at 1 MHz for remotely powered biomedical implants

A Slew Controlled LVDS Output Driver Circuit in 0.18um CMOS Technology

Discrete Time Analysis of Phase Detector Linear Range Extension in Sub-Sampling PLL

Energy-Efficient High-Speed SAR ADCs in CMOS

Subthreshold Source-Coupled Logic Circuits for Ultra Low Power Applications