Publications de Yusuf Leblebici

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Parallel readout of a microcantilever array using single magnetic actuator and a single photo detector for concurrent detection is reported. The system includes MEMS cantilever array designed for different resonance frequencies, optical elements for laser ...

An edge-detection scheme suitable for machine vision and digital motion detection applications is presented. The scheme is inspired by the human visual system (human retina) and modified for a compact and scalable CMOS hardware implementation. In addition, ...

Crossbar arrays of non-volatile memory (NVM) devices represent one possible path for implementing highly energy-efficient neuromorphic computing systems. For Deep Neural Networks (DNN), where information can be encoded as analog voltage and current levels, ...

High defect density exhibited by nanoelectronic technologies, and parameter variability already affecting the operation of very-deep submicron CMOS systems demand for a combination of specific solutions, focusing at each various levels of abstraction in the development design-flow. Where traditionally applied methods fail under massive defect densities, we propose a top-down development strategy where the hardware overhead is adapted to the desired level of reliability. A CAD software tool supporting the me

This paper presents a neural recording amplifier array suitable for large-scale integration with multielectrode arrays in very low-power microelectronic cortical implants. The proposed amplifier is one of the most energy-efficient structures reported to da ...

This article introduces a wireline receiver (RX) data-path employing discrete multi-tone (DMT) modulation for communicating over electrical links. The DMT RX incorporates a fully digital equalization data-path, with a synthesized and automatically placed a ...

Current low temperature electronics (175°C) for prolonged periods of time require packaging technologies that have to tackle many new problems. At high temperatures traditionally used materials such as organic circuit boards, adhesives and standard solders degrade rapidly or undergo changes in structure and pro

A 16-channel neural action potential recording IC suitable for large-scale integration with multi-electrode arrays (MEAs) is presented. A closed-loop gain of 60 dB in the action potential band is achieved by cascading differential gain-stages utilizing a n ...

This paper presents a method enabling the evaluation of the averaging fault-tolerant technique, using the output probability density functions (PDFs) of unreliable units which are acquired from Monte Carlo simulations. The method has been verified by compa ...

Over the past decade a new family of optoelectronic devices has emerged whose performance is enhanced by placing the active device structure inside a Fabry–Perot resonantmicrocavity [P. E. Green, IEEE Spectrum 13 (2002)]. The increased optical field allows photodetectors to be made thinner and therefore faster, while simultaneously increasing the quantum efficiency at the resonant wavelengths. We have demonstrated a variety of resonant cavity enhanced (RCE) photodetectors in compound semiconductors [B. Yang

The analysis of the effect of sub-sampling phase detector (SSPD) timing nonidealities on Type-I sub-sampling phase-locked loop (SSPLL) is presented. The nonidealities considered are the delay between the complementary sampling clocks and the propagation de ...

In this article, we inspected the bipolar resistive switching behavior of W-based ReRAMs, using HfO2 as switching layer. We have shown that the switching properties can be significantly enhanced by incorporating an Al2O3 layer as a barrier layer. It stabil ...

Tungsten (W) is one of the most promising materials to be used in resistive random-access memory electrodes due to its low work function and compatibility with semiconductors, which raises the possibility of device integration, scalability, and low power c ...

Shared L1 memories are of interest for tightly- coupled processor clusters in programmable accelerators as they provide a convenient shared memory abstraction while avoiding cache coherence overheads. The performance of a shared-L1 memory critically depends on the architecture of the low-latency interconnect between processors and memory banks, which needs to provide ultra-fast access to the largest possible L1 working set. The advent of 3D technology provides new opportunities to improve the interconnect d

We present a new scalable architecture for the realization of fully programmable rank order filters (ROF). Capacitive Threshold Logic (CTL) gates are utilized for the implementation of the multi-input programmable majority (voting) functions required in the architecture. The CTL-based realization of the majority gates used in the ROF architecture allows the filter rank as well as the window size to be user-programmable, using a much smaller silicon area, compared to conventional realizations of digital medi

This manuscript presents the digital hardware realization of a wavelet based event detector for cardiac pacemaker applications. The architecture of the detector is partially folded to minimize hardware cost. An energy model is applied to evaluate the energ ...

A variety of smart imaging and neuromorphic applications perform time-domain image acquisition in order to imitate biological systems and reduce the growing transmission bandwidth of the modern imaging devices. Because they operate in time-domain, they req ...

Asthe currentMOSFET scaling trend is facing strong limitations, technologies exploiting novel degrees of freedom at physical and architecture level are promising candidates to enable the continuation of Moore's predictions. In this paper, we report on the ...

The large subthreshold leakage current of static CMOS logic circuits designed in modern nanometer-scale technologies is one of the main barriers for implementing ultra-low power digital systems. Subthreshold source-coupled logic (STSCL) circuits are based ...

Recent advances in bio-sensing technologies have led to design of bio-sensor arrays for rapid identification and quantification of various biological agents such as drugs, gene expressions, proteins, cholesterol, fats, etc. Various dedicated sensing arrays ...

Yusuf Leblebici

Chattez avec Graph Search

Simultaneous self-sustained actuation and parallel readout with MEMS cantilever sensor array

A Retina-Inspired Robust On-Focal-Plane Multi-Band Edge-Detection Scheme for CMOS Image Sensors

Non-filamentary non-volatile memory elements as synapses in neuromorphic systems

Design for Reliability of Nanometer-Scale Electronics under High Defect Density

Energy Efficient Low-Noise Neural Recording Amplifier With Enhanced Noise Efficiency Factor

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET

Packaging technologies for high temperature control electronics

A 16-channel 220 µW neural recording IC with embedded delta compression

Optimization of the Averaging Reliability Technique using Low Redundancy Factors for Nanoscale Technologies

High-speed Si resonant cavity enhanced photodetectors and arrays

Discrete Time Analysis of Phase Detector Timing Nonidealities in Type-I Sub-Sampling PLL

The key impact of incorporated Al2O3 barrier layer on W-based ReRAM switching performance

Switching Kinetics Control of W-Based ReRAM Cells in Transient Operation by Interface Engineering

3D-LIN: A Configurable Low-Latency Interconnect for Multi-Core Clusters with 3D Stacked L1 Memory

A modular and scalable architecture for the realization of high-speed programmable rank-order filters using threshold logic

Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-Vt Domain By Architectural Folding

A comparative experimental investigation on responsivity and response speed of photo-diode and photo-BJT structures integrated in a low-cost standard CMOS process

Top-Down Fabrication of Gate-All-Around Vertically-Stacked Silicon Nanowire FETs with Controllable Polarity

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

3D Architecture and Replaceable Layers for Label-Free DNA Biochips