Publication

Die-Level TSV Fabrication Platform for CMOS-MEMS Integration

Yusuf Leblebici, Carlotta Guiducci, Michail Zervas, Yüksel Temiz
2011
Conference Papers

Abstract

This paper reports a new post-CMOS processing platform for die-level through-silicon-via (TSV) fabrication, based on wafer reconstitution from embedded dies, parylene deposition, stencil lithography, and bottom-up electroplating. The goal of this work is to develop a heterogeneous 3D-integration technique for the applications requiring CMOS-MEMS integration with vertical interconnections.

Official source

https://infoscience.epfl.ch/entities/publication/bffab28f-5e2a-417a-aea7-666a287e40e1

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Die-Level TSV Fabrication Platform for CMOS-MEMS Integration

Chat with Graph Search

3D diffractive optics for linear interconnects and nonlinear processing

Advanced Silicon and SWIR Single-Photon Avalanche Diodes: Design, Simulation, and Characterization

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration