Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
This work reports a comparison of high-k AbO(3)/HfO2/Al2O3 dielectric stack Tunnel FETs with both vertical tunneling and lateral tunneling, as non-volatile memory (NVM) cells. Tunnel FET NVM are fabricated and characterized to evaluate their potential as low power memory operation. These memory cells can be programmed with voltages from -10V to -15V (p type devices) and show extremely stable memory hysteresis up 400K with very low leakage. We experimentally show that, in strong contrast with conventional lateral tunneling TFET, the vertical tunneling TFET based NVM memory has a much higher memory window (V-T shift) due to excellently aligned gate field and tunneling path in the latter case.