A High Current, Low Ripple, Low Weight PFC Rectifier Using a Standard Power Module

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Solid-state transformers (SSTs) are emerging as pivotal power interface devices between medium-voltage grids and low-voltage loads. This paper presents the control system development and Real-Time Hardware-in-the-Loop (RT-HIL) validation of a 250 kW, 3.3 kVAC/800 VDC modularized-bridge-rectifier (mBR) SST, which features a streamlined submodule structure comprising only one diode and one isolated DC/DC converter. A modeling approach based on the 𝑑𝑞0 − ΣΔ transformation is introduced, through which the branc

A strong societal and political drive is motivating the development and optimization of novel energy conversion and storage systems for decarbonization. The successful implementation of solid state devices such as fuel cells and secondary batteries depends, however, on achieving ambitious targets in terms of performance, reliability and cost competitiveness. Research and technology are addressing these needs through a holistic approach including exploration of new materials and nano

The three-level neutral point clamped (3L-NPC) converter is a widely adopted topology in the mediumvoltage (MV) industry. For the megawatt-level direct current transformer (DCT) concept employing integrated gate-commutated thyristor (IGCT) devices and resonant conversion principles, employing the NPC topology with the two-level and three-level operation flexibility is a straightforward and beneficial choice. However, the NPC topology itself may not guarantee the dynamic voltage balancing of synchronously sw

Radio-Frequency Integrated Circuits (RFICs) are foundational to modern wireless and wireline communication and sensing applications, including high-speed wireless 5G and 6G networks, satellite links, wireline interconnects for chip-to-chip and processor-to-memory signaling, and various radar and imaging systems. Distinct from analog or digital circuit design, RF circuits require the joint design and optimization of three-dimensional (3D) electromagnetic (EM) structures as passive components (governed by Max

Employing the three-level neutral point clamped (3L-NPC) topology for the LLC resonant DC-DC converter and utilizing the integrated gate commutated thyristor (IGCT) has enabled realization of a MW-level direct current transformer (DCT). Due to the use of three-level modulation only for soft-start and current limiting and two-level modulation in normal operation, design of static and dynamic voltage balancing snubbers is not trivial. While snubber capacitors in parallel with each IGCT ensure dynamic voltage

The term “mixed mode of charge transfer to ground for initial continuous current (ICC) pulses” in the context of upward lightning flashes was first proposed by Zhou et al. 2011 [1] to describe fast pulses, distinct from the classical M-component mode of charge transfer, superposed on the slowly varying initial-stage current of upward negative flashes they observed at the Gaisberg Tower in Austria. The pulses in question were associated with leader/return-stroke processes occurring in decayed or newly create

In this work, a novel type of substrate for thin-film silicon solar cells is studied. The substrate has the advantage of being physically flat to allow the growth of cells with excellent material quality while being optically rough for enhanced light trapping that leads to high short-circuit current density. The substrate is made of rough zinc oxide (ZnO) which is grown on a flat silver reflector. The ZnO is then covered with amorphous silicon and the stack is polished to expose the tips of the pyramidal Zn

To be able to supply small farms or house equipments being off the grid, the use of wind generator could be a good solution. Wind power can be harvested and transformed into electrical power. To be able to use it at our convenience, storage is necessary and must be provided trough batteries, as the wind power is variable. The project is to analyze the different bloc-set of the electronic system and to specifically study the rectifier.

A novel single-chip and multiplexed read-out circuit for multi-electrode electrochemical sensors, in standard 0.18 μm UMC CMOS technology, is presented. The circuit is a part of a fully-integrated biochip (in design) for the detection of multiple metabolites. The proposed topology is based on the potentiostat approach, and it is devoted to detect currents within the range of 250 pA - 650 nA for an electrode active area of 0.25 mm2. The need of multi-metabolites monitoring asks for a system with multi-workin

Nanostencil lithography is a flexible, rapid and resistless patterning method based on a high-resolution shadow mask. It allows for a wide choice of materials and surfaces to be structured and on the contrary to deep-ultraviolet (DUV), x-ray, electron beam, or ion beam exposure, mechanically fragile and chemically functionalized surfaces can be structured by this technique. One of the major limitations in nanostencil lithography is gap-induced pattern blurring. With the aim of integrating nanomechanical str

We study the electronic structure and the dielectric permittivity of ultrathin oxide layers on Si(I 00) substrates. By considering two different Si(l 00)-SiO2 interface models, we first show that the electronic structure in the interfacial oxide differs from the corresponding bulk counterpart due to silicon-induced gap states. Then, we calculate the permittivity of the first few angstroms of the oxide within a density-functional approach. For sub-nanometric oxides, we find that the oxide permittivity increa

This paper highlights some effects of an asymmetrical design on three phase multilevel inverters from a supply network point of view. The investigated topology is based on a series connection of single phase inverters (partial cell) in each phase. Each partial cell is fed through a three-phase diode rectifier for a unidirectional power flow, fed itself through the secondary of the power transformer (PT). From analytical relationships in continuous and discontinuous current conduction mode, it’s shown that a

In current tokamaks and, in particular, in future larger devices such as ITER, the control of neo-classical tearing modes (NTM) is essential for achieving high performance in terms of the beta limit. A commonly used scheme for NTM stabilization consists in driving a helical current at the resonance surface of interest with electron-cyclotron-current-drive. Depending on the ratio between the magnetic island size and the RF beam width, complete stabilization of the NTM will only be achieved with deep RF power

Main stream bulk CMOS and the variants of silicon-on-insulator (SOI) CMOS technologies are discussed with respect to testing for the quiescent current of mixed-signal integrated SOI circuits. The 2-3 times lower static power consumption in fully depleted CMOS/SOI compared to bulk CMOS allows quiescent current testing also for high performance analogue circuits at an acceptable defect resolutions. From first simulations and technological considerations, it turned out that quiescent current tests are able to

In typical power applications, Bi-2223 conductors carrying ac current will be subjected to external magnetic fields, whose orientation and conductor’s geometry are of major significance for the ac loss magnitude. This paper investigates the influence of the geometry and aspect ratio of non-twisted Bi-2223 conductors in reducing the ac loss for such applications. A numerical model of high-Tc materials has been used in finite-element-method simulations. The model incorporates power-law E-J characteristics wit

This paper reports on the modeling and key design aspects of an innovative MEMS device: the suspended-gate MOSFET (SG-MOSFET). Based on the coupled-electromechanical equations describing the suspended gate actuation, we present the investigation of the pull-in voltages and of the capacitance switching and tuning ranges for RF applications. A quasi-analytical model and is developed for the gate-to-substrate capacitance of the SG-MOSFET and then, validated by numerical simulation. A SPICE macro-model using po

A new surface micromachining method based on porous silicon formation followed by electropolishing is presented in this paper. It generates in a single electrochemical etch step a plate of porous silicon, releases it from the substrate without using a sacrificial layer and lifts it out of plane. The plate can be rotated by a thermal bimorph actuator. Large, flat, astuatable flip-up plates of porous silicon have been realized with a typical thickness of 30 mum and areas ranging from 250 mum by 750 mum to 240

Recent publications on so called multilevel inverters deal with series connected cells, mainly developed for the increase of the output-voltage magnitude, in order to meet the classical design levels of medium size motors in the lower megawatt power range [1], [2], [3], [4]. In all well-known multilevel topologies, generally a regular or symmetric voltage share over all partial sources has been chosen, with as main goal a better use of the individual silicon devices regarding the possible blocking propertie

The domain nucleation and growth during polarization switching in Pb(Zr,Ti)O-3 (PZT) ferroelectric thin film capacitors with Pt top (TE) and bottom electrodes (BE) were studied by means of atomic force microscopy (AFM). The experimental configuration used in this study differs from that conventionally used (AFM tip/PZT/BE) where the AFM tip acts as a positionable TE. A small ac voltage was applied between the electrodes with a step by step increasing dc bias voltage. The induced piezoelectric vibration was

An electronic compass made of a new planar 2D micro-fluxgate sensor is presented. The magnetometer is integrated in a standard CMOS process, and uses a post-processed cross shape ferromagnetic amorphous core. This core is diagonally placed above a single square excitation coil common to both measurement axes. The silicon chip includes the driving and readout electronics, the excitation and pick-up coils made of the two CMOS process metallization layers. The ferromagnetic core is integrated from commercially

A High Current, Low Ripple, Low Weight PFC Rectifier Using a Standard Power Module

Chat with Graph Search

Control System Development of Medium-Voltage Modularized-Bridge-Rectifier Solid-State Transformer with RT-HIL Validation

Roadmap on advanced and / real-time characterisation of solid state materials and devices for energy applications

Hybrid Symmetrizing Voltage-Clamp for Voltage Balancing of Two-Level Operated 3L-NPC Topology

AI-Assisted Data-Driven RFIC Designs: A Review of Recent Progress, Design Frameworks, and Challenges

Hybrid Symmetrizing Voltage-Clamp Design for an IGCT-Based Direct Current Transformer

Mixed Mode of Charge Transfer During an Upward Positive Flash at Säntis Tower

Experimental study of flat light-scattering substrates in thin-film silicon solar cells

Energy Management System for a Stand-Alone 1kW Wind Turbine

A Novel Multi-Working Electrode Potentiostat for Electrochemical Detection of Metabolites

Pattern recovery by dry etching of gap-induced blurring in nanostencil lithography

Electronic and dielectric properties of a suboxide interlayer at the silicon-oxide interface in MOS devices

Multilevel Inverter for Power System Applications : Highlighting Asymmetric Design Effects form a Supply Network Point of View

Power modulation capabilities of the 140 GHz/1 MW gyrotron for the stellarator Wendelstein 7-X

Fault detection in CMOS/SOI mixed-signal circuits using the quiescent current test

Geometry considerations for use of Bi-2223/Ag tapes and wires with different models of Jc(B)

The suspended-gate MOSFET (SG-MOSFET): A modeling outlook for the design of RF MEMS switches and tunable capacitors

Porous silicon as new micro material for actuated 3D flip-up structures and its applications in microoptics

Asymmetric Multilevel Converter for High Resolution Voltage Phasor Generation

High resolution study of domain nucleation and growth during polarization switching in Pb(Zr,Ti)O-3 ferroelectric thin film capacitors

CMOS planar 2D micro-fluxgate sensor