Publication

Implementing Ultra-high-Value Floating Tunable CMOS Resistors

Yusuf Leblebici, Seyed Armin Tajalli
2008
Journal Articles

Abstract

A compact high-value ﬂoating resistor utilising PMOS devices in the subthreshold region is introduced. A test chip has been fabricated in 0.18 um CMOS technology to verify the proposed concept. This technique has been applied to design a reconﬁgurable sixth-order very-low cutoff-frequency MOSFET-C ﬁlter.

Official source

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Implementing Ultra-high-Value Floating Tunable CMOS Resistors

Chat with Graph Search

Ferroelectric gating of two-dimensional semiconductors for the integration of steep-slope logic and neuromorphic devices

LiNiO Junction Gate for High-performance Enhancement-mode GaN Power Transistor

Heterostructure design and field management in III-N high-electron mobility electronic devices