Skip to main content
Graph
Search
fr
en
Login
Search
All
Categories
Concepts
Courses
Lectures
MOOCs
People
Quizes
Exercises
Publications
Startups
Units
Show all results for
Home
Lecture
Field Programmable Gate Arrays (FPGAs)
Graph Chatbot
Related lectures (30)
Programmable Logic Circuits, FPGA
Explores logic circuit classification, FPGA design methodology, implementation, and Altera Cyclone IV architecture.
Programmable Logic Devices: PAL, GAL, CPLD
Log in to Mediaspace to watch this video
Covers PAL, GAL, CPLD, and the transition to FPGAs using HDLs.
Programmable Logic Devices: PAL, GAL, CPLD
Log in to Mediaspace to watch this video
Covers PAL, GAL, CPLD, and the evolution to FPGAs, explaining their architecture and advantages.
Programmable Logic Devices: Introduction to GAL and CPLD
Log in to Mediaspace to watch this video
Introduces GAL and CPLD, covering PAL evolution, GAL limitations, and CPLD architecture.
Logic Design: Basic Rules and Shannon's Expansion
Log in to Mediaspace to watch this video
Covers basic rules of logic design and Shannon's expansion in Boolean functions.
Digital Logic Circuits: CMOS and Verilog Design
Log in to Mediaspace to watch this video
Discusses digital logic circuits, CMOS technology, and Verilog for circuit design.
FPGA Programming with Speedgoat: Real-Time Signal Processing
Log in to Mediaspace to watch this video
Focuses on implementing a square function generator using Speedgoat FPGA technology and real-time signal processing techniques.
Digital Systems Design: Course Overview
Log in to Mediaspace to watch this video
Covers the organization, focus, methodology, and tools used in designing digital systems.
Digital Logic Circuits: CMOS and Verilog Modeling
Log in to Mediaspace to watch this video
Discusses digital logic circuits, focusing on CMOS technology and Verilog modeling techniques.
Digital Circuits: Logic Basics
Log in to Mediaspace to watch this video
Introduces digital circuits, covering binary systems, logic operators, Boolean algebra, memory elements, and practical examples like BCD decoders and shift registers.
Logic Gates and Hazard Elimination
Log in to Mediaspace to watch this video
Explores logic gates, hazard elimination, ALUs, counters, and shift registers in semiconductor technology.
Digital Logic Circuits: Memory and Decoder Fundamentals
Log in to Mediaspace to watch this video
Provides an overview of digital logic circuits, focusing on memory systems and binary decoders, including their operation and access protocols.
FPGA Programming with Speedgoat: A Comprehensive Overview
Log in to Mediaspace to watch this video
Covers FPGA programming with Speedgoat, focusing on synthesis, design practices, and practical examples.
Quantum and nanocomputing
Log in to Mediaspace to watch this video
Explores digital design principles, ADC architectures, FPGA-based ADCs, figures of merit, and lower bounds in digital design.
Logic Synthesis: Designing Efficient Digital Circuits
Log in to Mediaspace to watch this video
Discusses logic synthesis techniques for designing efficient digital circuits from functional descriptions and truth tables.
Digital Design: Lowerbounds and Recommendations
Log in to Mediaspace to watch this video
Covers abstraction levels, EPFL design flow, lowerbounds, and layout recommendations.
Arbiter FSM & FPGA Implementation
Log in to Mediaspace to watch this video
Covers the design of an Arbiter FSM in VHDL for digital system design, emphasizing access timing management.
Digital Integrated Circuits: Evolution and Design
Log in to Mediaspace to watch this video
Covers the evolution of digital integrated circuits, market demands impact, modern IC functionalities, microprocessors history, and Moore's law.
Digital Systems Overview: Evolution and Integration
Log in to Mediaspace to watch this video
Explores the evolution of digital systems, from transistors to integrated circuits, emphasizing the impact of Moore's law and practical FPGA work.
Semicustom RTL Design: Design Flow and Standard Cells
Log in to Mediaspace to watch this video
Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.
Previous
Page 1 of 2
Next
