Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
This lecture covers the fundamentals of VLSI design related to SRAM, focusing on array access, bitline conditioning, SRAM bit cell structure, read and write operations, access transistors, and SRAM sizing constraints. It also discusses the operation analysis, optimization, and layout considerations of SRAM cells, as well as the impact of SRAM on Moore's Law.