Minimum Energy Point in Constant Frequency Designs under Adaptive Supply Voltage and Body Bias Adjustment in 55 nm DDC

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (31)

Compact Modeling of Homojunction Tunnel FETs

Mihai Adrian Ionescu, Wladyslaw Grabinski, Luca De Michielis, Nilay Dagtekin, Arnab Biswas, Antonios Bazigos, Cem Alper

Aggressive scaling of the supply voltage reduces the energy needed for switching of standard CMOS devices. However, advanced CMOS technologies are facing two main problems that consequently lead to higher power consumption: the complexity of a further supp ...

IEEE2014

A Scalable and Adaptive Technique for Compensating Process Variations and Controlling Leakage and Delay in the FPGA

Christian Piguet, Yusuf Leblebici, Bahman Kheradmand Boroujeni

A new circuit style is proposed to tune the delay, subthreshold leakage (ISUB), and gate leakage (IG) of high fan-in multiplexer circuits, such as the FPGA Look-Up Table (LUT) and Switch-Box (SB), without increasing the Gate Induced Drain Leakage (GIDL) cu ...

American Scientific Publishers2013

FireBird: PowerPC e200 Based SoC for High Temperature Operation

Thomas Maeder, Yusuf Leblebici, Pascal Andreas Meinerzhagen, Radisav Cojbasic, Andreas Peter Burg, Conor Joseph Slater, Ömer Cogal, Carl Christian Sten Dominic Senning

PowerPC Architecture microcontrollers are commonly used in embedded applications. In this work we present FireBird, the first PowerPC based SoC for reliable operation beyond 200C. It is a significant challenge to design SoCs for reliable operation at high ...

2013

Power-Gated Differential Logic Style Based on Double-Gate Controllable-Polarity Transistors

Giovanni De Micheli, Jian Zhang, Luca Gaetano Amarù, Pierre-Emmanuel Julien Marc Gaillardon

This brief presents a novel power-gating technique for differential cascade voltage switch logic (DCVSL) based on double-gate (DG) controllable-polarity field-effect transistors (FETs). DG controllable-polarity FETs, commonly referred to as ambipolar trans ...

Ieee-Inst Electrical Electronics Engineers Inc2013

Dual-threshold-voltage configurable circuits with three-independent gate silicon nanowire FETs

Giovanni De Micheli, Jian Zhang, Pierre-Emmanuel Julien Marc Gaillardon

We extend ambipolar silicon nanowire transistors by using three independent gates and show an efficient approach to implement dual-threshold-voltage configurable circuits. Polarity and threshold voltage of uncommitted devices are determined by applying dif ...

2013

On the Static and Dynamic Behavior of the Germanium Electron-Hole Bilayer Tunnel FET

Mihai Adrian Ionescu, Luca De Michielis, Nilay Dagtekin, Livio Lattanzio

Tunnel FETs (TFETs) are being intensively investigated for their potential in achieving subthermal switching slopes and extremely low leakage currents. Recently, a promising concept has been proposed: the electron-hole bilayer TFET (EHBTFET), which exploit ...

Ieee-Inst Electrical Electronics Engineers Inc2012

Beyond Scaling : Physics and Modeling for Pushing the Frontiers of Low-Power Devices

Luca De Michielis

Over the recent decades, the balance between increasing the complexity of computer chips and simultaneously reducing cost per bit has been accommodated by down-scaling. While extremely successful in the past, this approach now faces grave limitations leadi ...

EPFL2012

Making Wide-Issue VLIW Processors Viable on FPGAs

Paolo Ienne, Madhura Purnaprajna

Soft and highly-customized processors are emerging as a common way to efficiently control large amount of computing resources available on FPGAs. Yet, some processor architectures of choice for DSP and media applications, such as wide-issue VLIW processors ...

2012

Design and Testing Strategies for Modular 3-D-Multiprocessor Systems Using Die-Level Through Silicon Via Technology

Yusuf Leblebici, Panagiotis Athanasopoulos, Michail Zervas, Alessandro Cevrero, Yüksel Temiz, Giulia Beanato, Paolo Giovannini

An innovative modular 3-D stacked multi-processor architecture is presented. The platform is composed of completely identical stacked dies connected together by through-silicon-vias (TSVs). Each die features four 32-bit embedded processors and associated m ...

2012

Power-Efficient Pipelined Analog-to-Digital Converter Architectures for Advanced CMOS Technologies

Among different analog-to-digital converter (ADC) architectures pipelined ADCs are the most suited for medium sampling frequencies (50-300MSPS) and medium resolutions, i.e. 8 to 14 bits. Having the lowest figure-of-merit (FOM) in its bandwidth and resoluti ...

EPFL2012

Process Variation and Leakage Power

Bahman Kheradmand Boroujeni

Technology scaling improves the energy, performance, and area of the digital circuits. With further scaling into sub-45nm regime, we are moving toward very low supply (VDD) and threshold voltages (VT), smaller VDD/VT ratio, high leakage current, and large ...

EPFL2011

Page 2 sur 2