Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
Tunnel FETs (TFETs) are being intensively investigated for their potential in achieving subthermal switching slopes and extremely low leakage currents. Recently, a promising concept has been proposed: the electron-hole bilayer TFET (EHBTFET), which exploits carrier tunneling through a bias-induced electron-hole bilayer. In this paper, we show that, through appropriate optimization of the Ge EHBTFET, it is possible to achieve superior static characteristics at low supply voltages, when compared with a double-gate Ge MOSFET with similar geometry. The EHBTFET provides an improved average subthreshold slope (from 0 to vertical bar V-DD vertical bar = 0.25 V) of 30 mV/dec against 60 mV/dec at same vertical bar I-ON vertical bar similar to 0.18 mu A/mu m, doubled inverter gain, and larger noise margins, suggesting great potential for low-power applications. The dynamic behavior of the devices is investigated by transient simulations of simple circuits based on complementary inverters. Due to the increased total EHBTFET capacitance, the fanout-of-1 delay is larger than that in MOSFET, with 11 ns versus 4 ns at vertical bar V-DD vertical bar = 0.25 V. However, the EHBTFET results to be more robust than MOSFET for voltage scaling, as the leakage component is far from approaching the dynamic component of the total switching energy at low V-DD.
Sandro Carrara, Diego Ghezzi, Gian Luca Barbruni