Cours

EE-390(a): Lab on hardware-software digital systems codesign

Résumé

This course explores hardware-software co-design techniques to develop heterogeneous embedded systems running Linux on FPGAs. The course applies high-level synthesis tools (HLS) to the design of hardware accelerators that reduce total execution time and energy consumption for complex tasks.

Séances de cours

Enseignant·e·s (2)

David Atienza Alonso

David Atienza Alonso is an associate professor of EE and director of the Embedded Systems Laboratory (ESL) at EPFL, Switzerland. He received his MSc and PhD degrees in computer science and engineering from UCM, Spain, and IMEC, Belgium, in 2001 and 2005, respectively. His research interests include system-level design methodologies for multi-processor system-on-chip (MPSoC) servers and edge AI architectures. Dr. Atienza has co-authored more than 350 papers, one book, and 12 patents in these previous areas. He has also received several recognitions and award, among them, the ICCAD 10-Year Retrospective Most Influential Paper Award in 2020, Design Automation Conference (DAC) Under-40 Innovators Award in 2018, the IEEE TCCPS Mid-Career Award in 2018, an ERC Consolidator Grant in 2016, the IEEE CEDA Early Career Award in 2013, the ACM SIGDA Outstanding New Faculty Award in 2012, and a Faculty Award from Sun Labs at Oracle in 2011. He has also earned two best paper awards at the VLSI-SoC 2009 and CST-HPCS 2012 conference, and five best paper award nominations at the DAC 2013, DATE 2013, WEHA-HPCS 2010, ICCAD 2006, and DAC 2004 conferences. He serves or has served as associate editor of IEEE Trans. on Computers (TC), IEEE Design & Test of Computers (D&T), IEEE Trans. on CAD (T-CAD), IEEE Transactions on Sustainable Computing (T-SUSC), and Elsevier Integration. He was the Technical Program Chair of DATE 2015 and General Chair of DATE 2017. He served as President of IEEE CEDA in the period 2018-2019 and was GOLD member of the Board of Governors of IEEE CASS from 2010 to 2012. He is a Distinguished Member of ACM and an IEEE Fellow.

Miguel Peon Quiros

Source officielle

Page Moodle

http://go.epfl.ch/EE-390_a

Graph Chat

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Résumé

Séances de cours

Enseignant·e·s (2)

David Atienza Alonso

Miguel Peon Quiros

Source officielle

Page Moodle

http://go.epfl.ch/EE-390_a

Séances de ce cours (7)

Effets LED avec support IP et HW personnalisé

Explore la conception d'effets LED avec une prise en charge IP et matérielle personnalisée, couvrant des sujets tels que la modulation de luminosité LED, le flux de conception XILINX Vivado et la connexion de ports de haut niveau aux broches FPGA.

Débogage dans le système et IP AXI personnalisée

Couvre le débogage dans le système, le marquage des filets, la génération d'IP de débogage et la lecture à partir d'une IP AXI personnalisée.

Adaptateur VGA

Couvre la conception d'un adaptateur VGA pour un projet de jeu Pong et explique l'architecture de l'interface VGA et les options de génération de signal vidéo.

Lab-5 : Jeu de Pong

Couvre la transformation d'une interface VGA générée par le matériel en un jeu de pong.

Projet: Jeu vidéo

Couvre l'organisation, les objectifs, les idées de projet, l'amélioration graphique, les adaptateurs avancés et les interfaces alternatives pour un projet de jeu vidéo.

Afficher plus

Cours associés (31)

CS-471: Advanced multiprocessor architecture

Multiprocessors are basic building blocks for all computer systems. This course covers the architecture and organization of modern multiprocessors, prevalent accelerators (e.g., GPU, TPU), and datacenters. It includes a research project on multiprocessors ...

CS-200: Computer architecture

This course completes the overview of computer architecture started on the first year (CS-173 DSD). ...

EE-334: Digital systems design

Students will acquire basic knowledge about methodologies and tools for the design, optimization, and verification of custom digital systems/hardware. They learn how to design synchronous digital circuits on register transfer level, analyse their timing a ...

CS-476: Embedded system design

Hardware-software co-design is a well known concept in embedded system design.It is also a concept required in designing FPGA-accelerators in data-centers.This course teaches how to transform algorithms in smart hardware-software solutions. ...

CS-202: Computer systems

This course will teach operating systems and networks in an integrated fashion,emphasising the fundamental concepts and techniques that make their interaction possible/practical. Core lectures will be coupled with C programming lectures and assignments for ...

Afficher plus