Publication

Circuit Level Modeling Methodology of Parasitic Substrate Current Injection from a High-Voltage H-bridge at High Temperature

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Circuit Level Modeling Methodology of Parasitic Substrate Current Injection from a High-Voltage H-bridge at High Temperature

Chat with Graph Search

P-GaN Tri-Gate MOS Structure for Normally-Off GaN Power Transistors

GaN vertical power devices on silicon substrates

Adaptive Body Biasing in Strong Body Factor Technologies

Data Structures and Algorithms for Logic Synthesis in Advanced Technologies

Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices

Ultra-compact, high-frequency power integrated circuits based on GaN-on-Si Schottky Barrier Diodes

A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks

InAs-on-Insulator Fin Nanostructures for Integrated Computation and Sensing Functions

High-Performance III-V MOSFETs and Tunnel-FETs Integrated on Silicon

Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultra-Low Power Processors

Logic-in-memory based on an atomically thin semiconductor