A Complete Network-On-Chip Emulation Framework

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

In the Internet of Things (IoT) era, Wireless Sensor Networks (WSNs) are rapidly increasing in terms of relevance and pervasiveness thanks to their notable real-time monitoring performance across several fields, including industrial, domestic, military, bi ...

This paper presents three different techniques for efficiently powering an energy-autonomous wireless sensor (EAWS) through both energy harvesting (EH) and RF wireless power transfer (WPT). The aim of the paper is to provide effective strategies and techni ...

Technology scaling has progressed to enable integrated circuits with extremely high density enabling systems of tremendous complexity with manageable power consumption. With the continuation of Moore's law for many years, electronic chips have been able to ...

The capability to process high-resolution videos in real-time is becoming more important in a wide variety of applications such as autonomous vehicles, virtual reality or intelligent surveillance systems. The high-accuracy and complex video processing algo ...

Single-photon avalanche diode (SPAD) arrays are solid-state detectors that offer imaging capabilities at the level of individual photons, with unparalleled photon counting and time-resolved performance. This fascinating technology has progressed at a very ...

Database systems access memory either sequentially or randomly. Contrary to sequential access and despite the extensive efforts of computer architects, compiler writers, and system builders, random access to data larger than the processor cache has been s ...

Performing motor tasks in virtual environments is best achieved with motion capture and animation of a 3D character that participants control in real time and perceive as being their avatar in the virtual environment. A strong Sense of Embodiment (SoE) for ...

Integrated flow cell array (FCA) is an emerging technology, targeting the cooling and power delivery challenges of modern 2D/3D Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic solutions are pumped through microchannels etched in the silicon ...

This multidisciplinary research work aims to investigate the optimized information extraction from signals or data volumes and to develop tailored hardware implementations that trade-off the complexity of data acquisition with that of data processing, conc ...

In this paper, we developed a simulation-based architecture evaluation framework for field-programmable gate arrays (FPGAs), called FPGA-SPICE, which enables automatic layout-level estimation and electrical simulations of FPGA architectures. FPGA-SPICE can ...

Graphics Processing Units (GPUs) employ large register files to accommodate all active threads and accelerate context switching. Unfortunately, register files are a scalability bottleneck for future GPUs due to long access latency, high power consumption, ...

A Complete Network-On-Chip Emulation Framework

Chat with Graph Search

Speed detection of battery-free nodes based on RF Wireless Power Transfer

Advanced Techniques for Powering Wireless Sensor Nodes through Energy Harvesting and Wireless Power Transfer

Energy- and Cost-Efficient VLSI DSP Systems Design with Approximate Computing

A Real-Time Multi-Camera Depth Estimation ASIC with Custom On-Chip Embedded DRAM

Single-photon avalanche diode imagers in biophotonics: review and outlook

Improving Main-memory Database System Performance through Cooperative Multitasking

Reconciling Being in-Control vs. Being Helped for the Execution of Complex Movements in VR

Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays

Learning-Based Hardware Design for Data Acquisition Systems

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

LTRF: Enabling High-Capacity Register Files for GPUs via Hardware/Software Cooperative Register Prefetching