Publication

Improving the Power-Delay Product in SCL Circuits Using Source Follower Output Stage

Yusuf Leblebici, Seyed Armin Tajalli
2008
Conference Papers

Abstract

This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) in an SCL gate by a factor close to two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultralow power applications. Designed in conventional digital 0.18um CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

Official source

https://infoscience.epfl.ch/entities/publication/b2a4eda7-2bc3-4e19-a286-3bdbe0fcfbdb

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Improving the Power-Delay Product in SCL Circuits Using Source Follower Output Stage

Chat with Graph Search

A modular multiple frequency inductive link to wirelessly power multiple miniaturized implants

Emulating Multimemristive Behavior of Silicon Nanowire-Based Biosensors by Using CMOS-Based Implementations

Power Aware Placement of On-Chip Voltage Regulators