Publication

Double-Gate Negative-Capacitance MOSFET with PZT gate stack on Ultra-Thin Body SOI: an Experimentally Calibrated Simulation Study of Device Performance

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Double-Gate Negative-Capacitance MOSFET with PZT gate stack on Ultra-Thin Body SOI: an Experimentally Calibrated Simulation Study of Device Performance

Chat with Graph Search

Integration of Cobalt Ferromagnetic Control Gates for Electrical and Magnetic Manipulation of Semiconductor Quantum Dots

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

Analytical Modeling of Short-Channel MOSFET Differential Pair Non-Linearity

Advanced Silicon and SWIR Single-Photon Avalanche Diodes: Design, Simulation, and Characterization

Lithium tantalate photonic integrated circuits for volume manufacturing

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection

Second Harmonic Ripple Voltage Mitigation for Single-Phase Solid-State Transformers

Emulating Multimemristive Behavior of Silicon Nanowire-Based Biosensors by Using CMOS-Based Implementations

Hydrogen-induced tunable remanent polarization in a perovskite nickelate

Polarization-enhanced GaN Schottky barrier diodes: Ultra-thin InGaN for high breakdown voltage and low Ron

Silicon nitride electric-field poled microresonator modulator

A Dual-Channel Gate Driver Design with Active Voltage Balancing Circuit for Series Connection of SiC MOSFETs

Energy-Efficient Electronic Functions Based on the Co-integration of 2D and Ferroelectric Materials

Unraveling the Electrochemical Electrode Coupling in Integrated Organic Electrochemical Transistors

SPAD Developed in 55 nm Bipolar-CMOS-DMOS Technology Achieving Near 90% Peak PDP

2D Nanosystems: Applications of 2D Semiconductors for In-Memory Computing

Electronic metadevices for terahertz applications

Integrated Wireless Power, Data Communication, and Thermal Sensing System for Autonomous Multisite Brain Implants