Publication

Uniaxially tensile strained accumulation-mode gate-all-around Si nanowire nMOSFETs

Mihai Adrian Ionescu, Didier Bouvet, Wladyslaw Grabinski
2011
Conference Papers

Abstract

In this work we report an experimental study on accumulation-mode (AM) gate-all-around (GAA) nMOSFETs based on silicon nanowires with uniaxial tensile strain. Their electrical characteristics are studied from room temperature up to ~400 K and carrier mobility, flat-band and threshold voltages are extracted and investigated.

Official source

https://infoscience.epfl.ch/entities/publication/a8261814-0151-4c36-8db2-daf2c2772b6b

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Mihai Adrian Ionescu, Didier Bouvet, Wladyslaw Grabinski
2011
Conference Papers

Abstract

Official source

https://infoscience.epfl.ch/entities/publication/a8261814-0151-4c36-8db2-daf2c2772b6b

About this result

Related concepts (32)

NAND gate

In digital electronics, a NAND gate (NOT-AND) is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of an AND gate. A LOW (0) output results only if all the inputs to the gate are HIGH (1); if any input is LOW (0), a HIGH (1) output results. A NAND gate is made using transistors and junction diodes. By De Morgan's laws, a two-input NAND gate's logic may be expressed as =+, making a NAND gate equivalent to inverters followed by an OR gate.

AND gate

The AND gate is a basic digital logic gate that implements logical conjunction (∧) from mathematical logic - AND gate behaves according to the truth table. A HIGH output (1) results only if all the inputs to the AND gate are HIGH (1). If not all inputs to the AND gate are HIGH, LOW output results. The function can be extended to any number of inputs. There are three symbols for AND gates: the American (ANSI or 'military') symbol and the IEC ('European' or 'rectangular') symbol, as well as the deprecated DIN symbol.

Logic gate

A logic gate is an idealized or physical device that performs a Boolean function, a logical operation performed on one or more binary inputs that produces a single binary output. Depending on the context, the term may refer to an ideal logic gate, one that has, for instance, zero rise time and unlimited fan-out, or it may refer to a non-ideal physical device (see ideal and real op-amps for comparison). In the real world, the primary way of building logic gates uses diodes or transistors acting as electronic switches.

Related publications (2)

Uniaxially tensile strained accumulation-mode gate-all-around Si nanowire nMOSFETs

Chat with Graph Search

Interleaved gate acquisition: a low-frequency noise-immune approach to wide field FLIM with time-gated SPAD cameras

Simulation of the welding process of steel tube joints made of S355 and S690