Publication

A 5.9mW/Gb/s 7Gb/s/pin 8-Lane Single-Ended RX with Crosstalk Cancellation Scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A 5.9mW/Gb/s 7Gb/s/pin 8-Lane Single-Ended RX with Crosstalk Cancellation Scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS

Chat with Graph Search

Vibrational NDT with Under-sampled Data through Physics-informed Neural Networks

An Energy-Efficient Bridge-to-Digital Converter for Implantable Pressure Monitoring Systems

High-Performance CMOS SPAD-Based Sensors for Time-of-Flight PET Applications

High-Speed ADC Design and Optimization for Wireline Links

Uncertain Sampling with Certain Priors

Integration of MEMS in Silicon Photonics

A Low-Power 9-Bit 222 MS/s Asynchronous SAR ADC in 65 nm CMOS

An Event-Based System for Low-Power ECG QRS Complex Detection

R2D2: A Region-Based Recursive Doppler Dealiasing Algorithm for Operational Weather Radar

Silicon Nitride Integrated Nonlinear Photonics

Enhanced-performance integrated Resonant Switched-Capacitor and Buck DC-DC converters for application in extreme radiation and magnetic field environments

Accelerated MP2RAGE imaging using Cartesian phyllotaxis readout and compressed sensing reconstruction

Optimized Sampling Rate for Voltammetry-Based Electrochemical Sensing in Wearable and IoT Applications

Performance improvement of chip-level CMOS-integrated ReRAM cells through material optimization

First Near-Ultraviolet- and Blue-Enhanced Backside-Illuminated Single-Photon Avalanche Diode Based on Standard SOI CMOS Technology

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Event-Triggered Sensing for High-Quality and Low-Power Cardiovascular Monitoring Systems

A 10b SAR ADC with Widely Scalable Sampling Rate and AGC Amplifier Front-End

Learning-Based Hardware Design for Data Acquisition Systems

Multi-Tone Signaling and ADC-Based Digital Receiver for High-Speed Wireline Serial Links