Publication

Hardware-Oriented Dynamically Adaptive Disparity Estimation Algorithm and its Real-Time Hardware

Alexandre Schmid, Yusuf Leblebici, Irem Boybat Kara, Abdulkadir Akin, Hüseyin Baris Atakan
2015
Patents

Abstract

A real-time stereo camera disparity estimation device comprises input means arranged to input measured data corresponding to rows of left and right images; a plurality of on-chip memories arranged to buffer the input measured data; a vertical rotator hardware module configured to align the rows of left and right images in a same column; a reconfigurable data allocation hardware module; a reconfigurable computation of metrics hardware module; and an adaptive disparity selection hardware module configured to select disparity values with the minimum matching costs.

Official source

https://infoscience.epfl.ch/entities/publication/83ddef9a-a81e-466d-86dd-959e4f78d8da

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Alexandre Schmid, Yusuf Leblebici, Irem Boybat Kara, Abdulkadir Akin, Hüseyin Baris Atakan
2015
Patents

Abstract

Official source

https://infoscience.epfl.ch/entities/publication/83ddef9a-a81e-466d-86dd-959e4f78d8da

About this result

Related concepts (20)

Random-access memory

Random-access memory (RAM; ræm) is a form of computer memory that can be read and changed in any order, typically used to store working data and machine code. A random-access memory device allows data items to be read or written in almost the same amount of time irrespective of the physical location of data inside the memory, in contrast with other direct-access data storage media (such as hard disks, CD-RWs, DVD-RWs and the older magnetic tapes and drum memory), where the time required to read and write data items varies significantly depending on their physical locations on the recording medium, due to mechanical limitations such as media rotation speeds and arm movement.

Semiconductor memory

Semiconductor memory is a digital electronic semiconductor device used for digital data storage, such as computer memory. It typically refers to devices in which data is stored within metal–oxide–semiconductor (MOS) memory cells on a silicon integrated circuit memory chip. There are numerous different types using different semiconductor technologies. The two main types of random-access memory (RAM) are static RAM (SRAM), which uses several transistors per memory cell, and dynamic RAM (DRAM), which uses a transistor and a MOS capacitor per cell.

Reconfigurable computing

Reconfigurable computing is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing with very flexible high speed computing fabrics like field-programmable gate arrays (FPGAs). The principal difference when compared to using ordinary microprocessors is the ability to make substantial changes to the datapath itself in addition to the control flow. On the other hand, the main difference from custom hardware, i.e.

Related publications (32)

Hardware-Oriented Dynamically Adaptive Disparity Estimation Algorithm and its Real-Time Hardware

Chat with Graph Search

EdgeAI-Aware Design of In-Memory Computing Architectures

Secure Interface Design Leveraging Hardware/Software Support

Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh Mechanism