Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
The aim of this paper is to present a novel approach to pattern silicon nanowires for advanced electronics applications. A simple non-lithographic process was successfully developed to define sub-40nm diameter silicon wires and to connect them to test pads. Silicon nanowires can be used as basic functional blocks for applications that require typically low power and high density integration (single electron devices , silicon nano-wires , MEMS-like nano-scale structures ). The process flow described here is CMOS-compatible, which is an attractive feature for the future hybridization of micro/nanoelectronics.