Finding a Needle in the Haystack of Hardened Interconnect Patterns

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Electronic devices play an irreplaceable role in our lives. With the tightening time to market, exploding demand for computing power, and continuous desire for smaller, faster, less energy-consuming, and lower-cost chips, computer-aided design for electron ...

Verification and testing of hardware heavily relies on cycle-accurate simulation of RTL. As single-processor performance is growing only slowly, conventional, single-threaded RTL simulation is becoming impractical for increasingly complex chip designs and ...

Due to the autonomous characteristic and heterogeneity of the individual agents in active distribution network (ADN) with multi-microgrids (MMG), this paper proposes a fully decentralized adjustable robust operation framework achieving the coordinated oper ...

The demise of Moore's Law and Dennard scaling has resulted in diminishing performance gains for general-purpose processors, and so has prompted a surge in academic and commercial interest for hardware accelerators. Specialized hardware has already redefine ...

This paper proposes a macro-model for simulating the hysteretic behavior of composite-steel beams as part of fully restrained beam-to-column connections in composite-steel moment-resisting frames (MRFs). Comparisons with experimental data suggest that the ...

This paper presents a charge controlling circuit technique to integrate a charge balancer circuitry in the output-stage of electrical neural stimulators with the aim to reduce the area and the power consumption of the charge balancing circuitry. The propos ...

The shear stiffness of headed stud connector is a critical parameter for the calculation of deflection and inter-facial shear force for steel-concrete composite structure. Thus, this study presented a promising data-driven model auto-tuning Deep Forest (AT ...

In this paper, we develop a new LUT-based optimization flow tailored for the synthesis of ASICs rather than FPGAs. We enhance LUT-mapping to consider the literal/AIG cost of LUT-nodes. We extend traditional Boolean methods to simplify and re-shape LUT-netw ...

The increasing luminosity in HEP (High Energy Physics) colliders demands trigger systems to be more selective. First, more information from the detector is routed to the trigger system. Second, larger parts of this information are processed together. These ...

Human mobility is a core component of human behavior and its quantification is critical for understanding its impact on infectious disease transmission, traffic forecasting, access to resources and care, intervention strategies, and migratory flows. When m ...

Brain-Computer Interfaces (BCIs) enable users to interact with computers without any dedicated movement, bringing new hands-free interaction paradigms. In this paper we study the combination of BCI and Augmented Reality (AR). We first tested the feasibilit ...

Logic synthesis is a key component of digital design and modern EDA tools; it is thus an essential instrument for the design of leading-edge chips and to push the limits of their performance. In the last decades, the electronic circuits community has evolv ...

In recent years, Boolean methods in logic synthesis have been drawing the attention of EDA researchers due to the continuous push to advance quality of results. Boolean methods require high computational cost, as they rely on complete functional properties ...

In this paper, we developed a simulation-based architecture evaluation framework for field-programmable gate arrays (FPGAs), called FPGA-SPICE, which enables automatic layout-level estimation and electrical simulations of FPGA architectures. FPGA-SPICE can ...

This paper presents the hardware-in-the-loop (HIL) validation of a proposed FPGA-based real-time simulator for power electronics applications. The proposed FPGA-based real-time simulation platform integrates the Modified Nodal Analysis (MNA) method, Fixed ...

FPGAs (Field Programmable Gate Array) are an attractive technology for high-speed data processing in space missions due to their unbeatable flexibility and best performance-to-power ratio in comparison to software. However FPGAs suffer from 3 major drawbac ...

Electronic design automation (EDA) has enabled the integrated circuit industry to sustain exponentially increasing product complexity growth until today, while maintaining consistent product development timeline and costs. We argue that the success of EDA- ...

Field Programmable Gate Arrays (FPGAs) have been indispensable components of embedded systems and datacenter infrastructures. However, energy efficiency of FPGAs has become a hard barrier preventing their expansion to more application contexts, due to two ...

The growing complexity of digital signal processing applications implemented in programmable logic and embedded processors make a compelling case the use of high-level methodologies for their design and implementation. Past research has shown that for comp ...

Logic synthesis is an important part of electronic design automation (EDA) flows, which enable the implementation of digital systems. As the design size and complexity increase, the data structures and algorithms for logic synthesis must adapt and improve ...

Finding a Needle in the Haystack of Hardened Interconnect Patterns

Chat with Graph Search

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Highly Parallel RTL Simulation

Decentralized coordination between active distribution network and multi-microgrids through a fast decentralized adjustable robust operation framework

Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation

Proposed nonlinear macro-model for seismic risk assessment of composite-steel moment resisting frames

An active charge balancing method suitable for integration in the output-stage of electrical neural stimulators

Auto-tuning deep forest for shear stiffness prediction of headed stud connectors

LUT-Based Optimization For ASIC Design Flow

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics

Characterizing human mobility patterns in rural settings of sub-Saharan Africa

Towards BCI-Based Interfaces for Augmented Reality: Feasibility, Design and Evaluation

Data Structures and Algorithms for Logic Synthesis in Advanced Technologies

Extending Boolean Methods for Scalable Logic Synthesis

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

Hardware-in-the-Loop Validation of an FPGA-Based Real-Time Simulator for Power Electronics Applications

A Dynamically Reconfigurable Platform for High-Performance and Low-Power On-Board Processing

System Design Automation: Challenges and Limitations

Circuit Design, Architecture and CAD for RRAM-based FPGAs

High-level synthesis of dataflow programs for heterogeneous platforms : design flow tools and design space exploration

Exploiting Satisfiability Solvers for Efficient Logic Synthesis