Shared-variable Synchronization Approaches for Dynamic Data Flow Programs

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Recent GPU architectures make available numbers of parallel processing units that exceed by orders of magnitude the ones offered by CPU architectures. Whereas programs written using dataflow programming languages are well suited for programming heterogeneo ...

The performance of programs written in languages following the dataflow model of computation (MoC) largely depends on the configuration (partitioning, mapping, scheduling, buffer dimensioning) chosen during the synthesis stages. Furthermore, this programmi ...

Gyrokinetic codes in plasma physics need outstanding computational resources to solve increasingly complex problems, requiring the effective exploitation of cutting-edge HPC architectures. This paper focuses on the enabling of ORB5, a state-of-the-art, fir ...

In medical image segmentation, supervised deep networks' success comes at the cost of requiring abundant labeled data. While asking domain experts to annotate only one or a few of the cohort's images is feasible, annotating all available images is impracti ...

This paper presents new optimization approaches aiming at reducing the impact of memory accesses on the performance of dataflow programs. The approach is based on introducing a high level management of composite data types in dynamic dataflow programming l ...

Ferroelectricity has made a huge impact on science and technology since Joseph Valasek (then a Ph.D. student at the University of Minnesota) discovered it in 1920, a little longer than 100 years ago. Whereas Dr. Valasek's original research was motivated by ...

When applications have unpredictable memory accesses or irregular control flow, dataflow circuits overcome the limitations of statically scheduled high-level synthesis (HLS). If memory dependences cannot be determined at compile time, dataflow circuits rel ...

Real-time video transcoding has recently raised as a valid alternative to address the ever-increasing demand for video contents in servers' infrastructures in current multi-user environments. High Efficiency Video Coding (HEVC) makes efficient online trans ...

A central task in high-level synthesis is scheduling: the allocation of operations to clock cycles. The classic approach to scheduling is static, in which each operation is mapped to a clock cycle at compile-time, but recent years have seen the emergence o ...

In recent years, the number and variety of heterogeneous multiprocessor system-on-chip MPSoCs, such as for instance Zynq platforms, has sensibly increased. However, today all design flow solutions capable of programming the different components of such pla ...

With FPGAs facing broader application domains, the conversion of imperative languages into dataflow circuits has been recently revamped as a way to overcome the conservatism of statically scheduled high-level synthesis. Apart from the ability to extract pa ...

The increasing ubiquity of edge devices in the consumer market, along with their ever more computationally expensive workloads, necessitate corresponding increases in computing power to support such workloads. In-memory computing is attractive in edge devi ...

We demonstrate single-stage thermo-optic Si3N4 interferometers with (46.1 +/- 2.5) dB average extinction ratio over 1460-1640 nm (approximate to 50x of typical devices). We analyze performance requirements for creating reconfigurable high-quality-factor re ...

We demonstrated a magnetic-free optical isolator for Si3N4 photonics using AlN piezoelectric actuators. Maximum of 10 dB isolation and

Density, speed and energy efficiency of integrated circuits have been increasing exponentially for the last four decades following Moore's law. However, power and reliability pose several challenges to the future of technology scaling. Approximate computin ...

FPGA routing is one of the most time-consuming steps of FPGA compilation, often preventing fast edit-compile-test cycles in prototyping and development. There have been attempts to accelerate FPGA routing using algorithmic improvements, multi-core or multi ...

We observe CW-driven electron-photon interaction using a fiber-integrated high-Q Si3N4 microresonator, enabled by strong resonantly enhanced coupling with the confined optical mode. (C) 2021 The Author(s) ...

Optimal control is often used in robotics for planning a trajectory to achieve some desired behavior, as expressed by the cost function. Most works in optimal control focus on finding a single optimal trajectory, which is then typically tracked by another ...

The implementation and optimization of dynamic dataflow programs on multi/many-core platforms require solving a very difficult problem: how to partition and schedule the processing elements and dimension their interconnecting buffers according to given opt ...

Shared-variable Synchronization Approaches for Dynamic Data Flow Programs

Chat with Graph Search

Inter-actions parallel execution on GPU from high-level dataflow synthesis

Performance Estimation of High-Level Dataflow Program on Heterogeneous Platforms

Gyrokinetic simulations on many- and multi-core architectures with the global electromagnetic Particle-In-Cell Code ORB5

Self-Supervised Generative Style Transfer for One-Shot Medical Image Segmentation

Composite Data Types in Dynamic Dataflow Languages as Copyless Memory Sharing Mechanism

Recent Advances in Piezoelectric Materials for Electromechanical Transducer Applications

Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs

MAMUT: Multi-Agent Reinforcement Learning for Efficient Real-Time Multi-User Video Transcoding

DASS: Combining Dynamic & Static Scheduling in High-Level Synthesis

An Heterogeneous Compiler Of Dataflow Programs For Zynq Platforms

Beam Measurements and Machine Learning at the CERN Large Hadron Collider

Speculative Dataflow Circuits

BLADE: A BitLine Accelerator for Devices on the Edge

Up to 50 dB Extinction in Broadband Single-Stage Thermo-Optic Mach-Zehnder Interferometers for Programmable Low-Loss Silicon Nitride Photonic Circuits

Magnetic-free Nitride Optical Isolator on Chip

Design of approximate and precision-scalable circuits for embedded multimedia and neural-network processing

FPGA-Assisted Deterministic Routing for FPGAs

Continuous-wave electron-photon interactions using chip-based high-Q Si3N4 microresonator

Probabilistic Iterative LQR for Short Time Horizon MPC

High-Precision Performance Estimation for the Design Space Exploration of Dynamic Dataflow Programs