Publication

Design and Feasibility of Multi-Gb/s Quasi-Serial Vertical Interconnects based on TSVs for 3D ICs

Yusuf Leblebici, Alessandro Cevrero, Panagiotis Athanasopoulos, Fengda Sun
2010
Conference Papers

Abstract

This paper proposes a novel technique to exploit the high bandwidth offered by through silicon vias (TSVs). In the proposed approach, synchronous parallel 3D links are replaced by serialized links to save silicon area and increase yield. Detailed analysis conducted in 90 nm CMOS technology shows that the proposed 2-Gb/s/pin quasi-serial link requires approximately five times less area than its parallel bus equivalent at same data rate for a TSV diameter of 20 um.

Official source

https://infoscience.epfl.ch/entities/publication/3ffe8d41-bff9-4416-ba07-db8d6515aa2e

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Design and Feasibility of Multi-Gb/s Quasi-Serial Vertical Interconnects based on TSVs for 3D ICs

Chat with Graph Search

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

Lithium tantalate photonic integrated circuits for volume manufacturing

Integrated Wireless Power, Data Communication, and Thermal Sensing System for Autonomous Multisite Brain Implants