Publication

One Joule per GFlop for BLAS2 Now!

Vincent Keller
2010
Conference Papers

Abstract

Energy consumption is today one of the major topics that the HPC community tries to tackle. In this paper, the authors present a thought experiment aiming at building a node of a supercomputer based on a GPU (Nvidia GTX280). The paper concentrate on BLAS2 operations that dominate many scientific applications. They show that it is already possible today to build a node that is able to perform one, GFlop while consuming only one Joule. This corresponds to an energy reduction by one to two orders of magnitude. Technical limitations imposed by computer manufacturers hinder the realisation of such ecological resources. In a second part of the paper a new FLOPS-driven governor is presented aiming at boosting the CPU performance for applications that are not main memory access bound, and showing results on an Intel mobile processor.

Official source

https://infoscience.epfl.ch/entities/publication/308d2883-75a0-45fb-a1ae-82118fa6855f

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Vincent Keller
2010
Conference Papers

Abstract

Official source

https://infoscience.epfl.ch/entities/publication/308d2883-75a0-45fb-a1ae-82118fa6855f

About this result

Related concepts (32)

Supercomputer

A supercomputer is a computer with a high level of performance as compared to a general-purpose computer. The performance of a supercomputer is commonly measured in floating-point operations per second (FLOPS) instead of million instructions per second (MIPS). Since 2017, there have existed supercomputers which can perform over 1017 FLOPS (a hundred quadrillion FLOPS, 100 petaFLOPS or 100 PFLOPS). For comparison, a desktop computer has performance in the range of hundreds of gigaFLOPS (1011) to tens of teraFLOPS (1013).

Mobile processor

A mobile processor is a microprocessor designed for mobile devices such as laptops, and cell phones. A CPU chip is designed for portable computers to run fanless, under 10 to 15W, which is cool enough without a fan. It is typically housed in a smaller chip package, but more importantly, in order to run cooler, it uses lower voltages than its desktop counterpart and has more sleep mode capability. A mobile processor can be throttled down to different power levels or sections of the chip can be turned off entirely when not in use.

Intel Core

Intel Core is a line of streamlined midrange consumer, workstation and enthusiast computer central processing units (CPUs) marketed by Intel Corporation. These processors displaced the existing mid- to high-end Pentium processors at the time of their introduction, moving the Pentium to the entry level. Identical or more capable versions of Core processors are also sold as Xeon processors for the server and workstation markets. The lineup of Core processors includes the Intel Core i3, Intel Core i5, Intel Core i7, and Intel Core i9, along with the X-series of Intel Core CPUs.

Related publications (32)

One Joule per GFlop for BLAS2 Now!

Chat with Graph Search

Accelerator-driven Data Arrangement to Minimize Transformers Run-time on Multi-core Architectures

Fast Parallel Algorithms for Enumeration of Simple, Temporal, and Hop-constrained Cycles

Instruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs