Lecture

Designing 3-Dimensional NAND Circuits: Key Considerations

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

In course

MICRO-312: Physics of semiconductors devices

Les étudiants savent expliquer la physique des composants semiconducteurs, tels que diodes, transistors et composants MOS. Ils les utilisent dans des circuits électroniques fondamentaux tels qu'inverseurs et ampli. ...

Description

This lecture discusses the design of 3-dimensional NAND circuits, focusing on the challenges and solutions related to the sizing of PMOS and NMOS transistors. The instructor begins by analyzing an inverter circuit, highlighting the significant impact of capacitance on performance. A simulation demonstrates that the charging time is longer than the discharging time due to the lower mobility of holes in PMOS transistors compared to electrons in NMOS transistors. To address this, the instructor proposes increasing the width of the PMOS transistors to three times that of the NMOS transistors, resulting in balanced charging and discharging times. The lecture further explores the design of a NAND gate with three inputs, emphasizing the importance of transistor sizing in achieving optimal performance. The instructor also discusses the influence of parasitic capacitances and the need to consider internal capacitances in practical designs. The lecture concludes with a comprehensive overview of the factors affecting the performance of complex logic functions, providing valuable insights for circuit designers.

Instructor

Pierre-André Besse

Teaching & PhD Past EPFL PhD Students Klaus Ehrmann Courses La science quantique : une vision singulière MICRO-444 Students understand the characteristics of quantum science. They master the formalism and use it in basic quantum systems: quantum wells, wires, dots or qubits. Physics of semiconductors devices MICRO-312 The students are able to explain the physics of semiconductor devices like diodes, transistors, and MOS devices. They use such devices in fundamental electroni

Official source

Related concepts (32)

NAND gate

In digital electronics, a NAND gate (NOT-AND) is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of an AND gate. A LOW (0) output results only if all the inputs to the gate are HIGH (1); if any input is LOW (0), a HIGH (1) output results. A NAND gate is made using transistors and junction diodes. By De Morgan's laws, a two-input NAND gate's logic may be expressed as =+, making a NAND gate equivalent to inverters followed by an OR gate.

Integrated circuit layout design protection

Layout designs (topographies) of integrated circuits are a field in the protection of intellectual property. In United States intellectual property law, a "mask work" is a two or three-dimensional layout or topography of an integrated circuit (IC or "chip"), i.e. the arrangement on a chip of semiconductor devices such as transistors and passive electronic components such as resistors and interconnections.

Integrated circuit design

Integrated circuit design, or IC design, is a sub-field of electronics engineering, encompassing the particular logic and circuit design techniques required to design integrated circuits, or ICs. ICs consist of miniaturized electronic components built into an electrical network on a monolithic semiconductor substrate by photolithography. IC design can be divided into the broad categories of digital and analog IC design. Digital IC design is to produce components such as microprocessors, FPGAs, memories (RAM, ROM, and flash) and digital ASICs.

Integrated circuit

An integrated circuit or monolithic integrated circuit (also referred to as an IC, a chip, or a microchip) is a set of electronic circuits on one small flat piece (or "chip") of semiconductor material, usually silicon. Large numbers of miniaturized transistors and other electronic components are integrated together on the chip. This results in circuits that are orders of magnitude smaller, faster, and less expensive than those constructed of discrete components, allowing a large transistor count.

Logic gate

A logic gate is an idealized or physical device that performs a Boolean function, a logical operation performed on one or more binary inputs that produces a single binary output. Depending on the context, the term may refer to an ideal logic gate, one that has, for instance, zero rise time and unlimited fan-out, or it may refer to a non-ideal physical device (see ideal and real op-amps for comparison). In the real world, the primary way of building logic gates uses diodes or transistors acting as electronic switches.

Related lectures (64)

Digital Logic Circuits: CMOS and Verilog Modeling

Discusses digital logic circuits, focusing on CMOS technology and Verilog modeling techniques.

Transistor Logic Gates: TTL vs CMOS

Compares BJT and MOSFET in logic systems, focusing on TTL vs CMOS technologies.

Logic Systems: Karnaugh Maps and TTL Gates

Explores Karnaugh maps, TTL gates, analog aspects of digital logic, and prime implicants.

MOS Structures: Charge Dynamics and Circuit Design

Covers MOS structures, charge dynamics, and the design of CMOS circuits.

Karnaugh Maps: Grouping Techniques