Concept

Transaction-level modeling

Transaction-level modeling (TLM) is an approach to modelling complex digital systems by using electronic design automation software. TLM language (TLML) is a hardware description language, usually, written in C++ and based on SystemC library. TLMLs are used for modelling where details of communication among modules are separated from the details of the implementation of functional units or of the communication architecture. It's used for modelling of systems that involve complex data communication mechanisms. Components such as buses or FIFOs are modeled as channels, and are presented to modules using SystemC interface classes. Transaction requests take place by calling interface functions of these channel models, which encapsulate low-level details of the information exchange. At the transaction level, the emphasis is more on the functionality of the data transfers – what data are transferred to and from what locations – and less on their actual implementation, that is, on the actual protocol used for data transfer. This approach makes it easier for the system-level designer to experiment, for example, with different bus architectures (all supporting a common abstract interface) without having to recode models that interact with any of the buses, provided these models interact with the bus through the common interface. However, the application of transaction-level modeling is not specific to the SystemC language and can be used with other languages. The concept of TLM first appears in system level language and modeling domain. Transaction-level models are used for high-level synthesis of register-transfer level (RTL) models for a lower-level modelling and implementation of system components. RTL is usually represented by a hardware description language source code (e.g. VHDL, SystemC, Verilog). In 2000, Thorsten Grötker, R&D Manager at Synopsys was preparing a presentation on the communication mechanism in what was to become the SystemC 2.0 standard, and referred to it as "transaction-based modeling".

Official source

https://en.wikipedia.org/wiki/Transaction-level_modeling

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related courses (5)

EE-429: Fundamentals of VLSI design

The course introduces the fundamentals of digital integrated circuits and the technology aspects from a designers perspective. It focuses mostly on transistor level, but discusses also the extension to large digital semicustom designs. ...

CS-471: Advanced multiprocessor architecture

Multiprocessors are basic building blocks for all computer systems. This course covers the architecture and organization of modern multiprocessors, prevalent accelerators (e.g., GPU, TPU), and datacenters. It includes a research project on multiprocessors ...

EE-530: Test of VLSI systems

Test of VLSI Systems covers theoretical knowledge related to the major algorithms used in VLSI test, and design for test techniques. Basic knowledge related to computer-aided design for test techniques, and their integration into a design-flow are presente ...

Related lectures (8)

Reactive Anticipatory Robot Skills with Memory

Explores reactive anticipatory robot skills with memory for fast adaptation to changing objectives through time-correlations and memory feedback.

Hardware Verification using High-Level Design Languages

Explores challenges in hardware verification, clear specifications, speculation harm, and cycle-precise semantics.

Simulation-Based Verification

Explores simulation-based verification in VLSI systems using compiled-code and event-driven algorithms.

Related publications (5)

Crossing the Layers and Dotting the Details: Systematic Exploration of Near-Memory Computing

Near-Memory Computing (NMC) addresses the Von Neumann bottleneck between memory and processing by bringing computation capabilities close to where data is stored. This approach opens a vast design space, which requires both a detailed view of the NMC processing units (PUs) architecture and a broad perspective of the entire system integrating them. To tackle this challenge, this paper presents a novel cross-layer methodology that relies on synthesizable hardware models of the NMC PUs, encapsulated as compone

Institute of Electrical and Electronics Engineers2026

From Pixels to Attention: A Computational Perspective On Gaze Understanding in the Wild

Gaze is one of the most revealing and least understood windows into human cognition. Where people look - toward an object or another person - encapsulates attention, coordination, and interaction. In computer vision, however, gaze has long been reduced to a geometric regression problem: predicting a point on an image plane. This formulation captures spatial direction but overlooks the broader utility of gaze as a cue for understanding behavior. This work aims to make gaze understanding more informative and

EPFL2026

Open-Source and Configurable RISC-V Platforms for Exploring TinyAI Heterogeneous Systems

The growing demand for real-time machine learning has accelerated the adoption of edge computing, which processes data locally to reduce latency, enhance privacy, and improve energy efficiency. Ultra-low-power edge applications (TinyAI) face stringent constraints in performance, power, and area, often operating within milliwatt budgets and on millimeter-scale system-on-chips (SoCs). Prototyping such systems requires hardware/software co-design platforms capable of real-time execution and accurate performanc

EPFL2025

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Official source

https://en.wikipedia.org/wiki/Transaction-level_modeling

About this result

Related courses (5)

EE-429: Fundamentals of VLSI design

CS-471: Advanced multiprocessor architecture

EE-530: Test of VLSI systems

Related lectures (8)

Reactive Anticipatory Robot Skills with Memory

Explores reactive anticipatory robot skills with memory for fast adaptation to changing objectives through time-correlations and memory feedback.

Hardware Verification using High-Level Design Languages

Explores challenges in hardware verification, clear specifications, speculation harm, and cycle-precise semantics.

Simulation-Based Verification

Explores simulation-based verification in VLSI systems using compiled-code and event-driven algorithms.

Related publications (5)

Crossing the Layers and Dotting the Details: Systematic Exploration of Near-Memory Computing

Institute of Electrical and Electronics Engineers2026

From Pixels to Attention: A Computational Perspective On Gaze Understanding in the Wild

EPFL2026

Open-Source and Configurable RISC-V Platforms for Exploring TinyAI Heterogeneous Systems

EPFL2025

Related people (20)

Giovanni De Micheli

Expertise Design technologies for integrated systems on silicon, such as synthesis, hw/sw codesign and low-power design, as well as systems on heterogeneous platforms including electrical and biological components. Scientific Director of EcoCloud Center at EPFL Directing activities towards creating sustainable computation including AI.Designing energy-savvy data centers and edge devices. More information Please read http://si2.epfl.ch/~demichel/ Giovanni De Micheli is a research scientist in electronics and

Seyed Armin Tajalli

Maher Kayal

Maher Kayal received M.S. and Ph.D degrees in electrical engineering from the Ecole Polytechnique Fédérale de Lausanne (EPFL, Switzerland) in 1983 and 1989 respectively. He has been with the Electronics laboratories of the Ecole Polytechnique Fédérale de Lausanne (EPFL, Switzerland) since 1990, where he is currently a professor and director of the Energy Management and Sustainability" section. He has published many scientific papers, coauthor of three text books dedicated to mixed-mode CMOS design and he holds eleven patents. His technical contributions have been in the area of analog and Mixed-signal circuits design including highly linear and tunable sensors microsystems, signal processing and green energy management. Prizes and Honors Electronics Letters journal Premium Award 2013, Outstanding Paper Award? IEEE Mixdes 2013 Basil Papadias paper Award, IEEE Powertech 2013 Best Paper Awards, Mixdes 2013 Best Paper Awards, ICCAS 2012 Outstanding Paper Award- IEEE Mixdes 2012. Poland Section IEEE ED Chapter special award in 2011. Credit Suisse Award for Best Teaching- 2009. The William M. Portnoy Award at the Energy Conversion Congress and Exposition , California Sept 2009. Best Paper Award - IEEE-Mixdes 2009. High Quality Paper - IEEE Power Tech Conference June 2009. Best Paper Award - IEEE-Mixdes 2007. Best Paper Award - IEEE-TTTC International Conference on Automation, Quality and Testing, Robotics - 2006. Best Application Specific Integrated Circuit at the International European Design and Test Conference ED&TC - 1997. Ascom Award for the Best Work in Telecommunication Fields 1990. Publications Books. Books: Methodology for the Digital Calibration of Analog Circuits and Systems, Marc Pastre & Maher Kayal. Springer Publisher- (ISBN 1-4020-4252-3)-2006. Structured Analog CMOS Design, Danica Stefanovic & Maher Kayal. Springer Publisher-(ISBN 978-1-4020-8572-7)-2008. Linear CMOS RF Amplifiers for Wireless Applications, Maher Kayal, Springer Publisher. (ISBN 978-90-481-9360-8)-2010. Coeditor of Microelectronics Education Kluwer Academic Publishers. (ISBN 1-4020-2072-4). -2004.

Jean-Michel Sallese

Expertise

Modeling of field effect transistors (Multigate FETs, Junctionless FET, HEMT, Field Effect-based Biosensors).- Modeling substrate parasitic currents in integrated circuits.- Simulation of radiation induced soft errors in integrated circuits- High energy particle solid-state sensors. Mission The mission of the Electron Device Modeling and Technology group is to develop analytical and numerical models (physics based) of emerging semiconductor devices, with particular emphasis on field effect trans

Marco Mattavelli

Teaching & PhD Past EPFL PhD Students Christophe Clerc, Ruohua Zhou, Beilu Shao, Christophe Lucarz, Richard Thavot, Ab Al Hadi Bin Ab Rahman, Endri Bezati, Simone Casale Brunet, Malgorzata Michalska, Ana Angelica Hernandez Lopez, Aurélien Bloch, Mustafa Besirli, Ünsal Öztürk Past EPFL PhD Students as codirector Sylvain Aguirre Courses Systems and architectures for signal processing EE-555 Study of the essential components and implementation technologies of digital signal processing and commu

Mukesh Kumar Tripathi

Aleksandra Radenovic

From April 2021 Full Professor 2015 -2021 Associate Professor2008-2015 Tenure-Track Assistant Professor2004-2007 Postdoc at the University of California, Berkeley in the group of Prof.Liphardt2003 PhD student of Prof. Dietler in Laboratory of Physics of Living Matter, University of Lausanne 1999 Diploma thesis on the subject of the Raman spectroscopy of beta carotene1994-1999 Physics department at the University of Zagreb1994 baccalaureate, Classical gymnasium

Claudio Bruschini

Claudio Bruschini holds an MSc in high energy physics from the University of Genova and a PhD in Applied Sciences from the Vrije Universiteit Brussel (VUB). He started his career with INFN (Italy, 1993), in the WA92 CERN collaboration (particle physics), and then moved to CERN as a Fellow in the European GP-MIMD2 project, attached to the NA48 collaboration (particle physics, parallel programming, 1994-1995). He then started his close collaboration with EPFL, first in the DeTeC (Demining Technology Center) project (sensors for landmine detection/humanitarian demining, 1996-1997). After DeTeC's end, he started the first of a series of fruitful collaborations with the Vrije Universiteit Brussel (VUB) on humanitarian demining related R&D (1998). This was followed by the EUDEM survey project (The European Union in Humanitarian Demining, 1998), the EUDEM2 three year EC sponsored support measure (www.eudem.info, 2001-2004), and the DELVE support action (www.delve.vub.ac.be, 2007). In parallel he started working within the EPFL's AQUA group (Advanced Quantum Architectures, Edoardo Charbon), on topics as diverse as ultrasonic sensors for in-air application, optical 3D and high speed 2D sensing, sensor networks, or tracking/motion capture systems, in particular for the preparation of research projects. This culminated in the European MEGAFRAME (www.megaframe.eu, FP6, 2006-2010, SPAD arrays and related in-pixel time stamping electronics in deep submicron CMOS technology) and SPADnet (www.spadnet.eu, FP7, 2010-2014, networked SPAD arrays for Positron Emission Tomography) projects, coordinated by EPFL-AQUA. As from 2009 he also worked with Dario Floreano on the management of the CURVACE Curved Artificial Compound Eyes FP7 project (www.curvace.org), coordinated by EPFL-LIS. He was also active with CHUV (Lausanne University Hospital) within EndoTOFPET-US (endoscopic PET) as well as on a CTI project devoted to the development of a new hand-held standalone tool for tracer-guided medical procedures. In 2014 he had also the pleasure of joining the EPFL ICLAB of Christian Enz during its ramp-up phase, collaborating on device related topics (SNF GigaRadMOST) and biomedical R&D (NanoTera WiseSkin). Claudio is now fully with EPFL’s Advanced Quantum Architecture (AQUA). He has also been active as independent scientific consultant, under the label CBR Scientific Consulting, on the preparation of (European) R&D project proposals and the execution of individual studies, and worked in 2006 for a local start-up as operations manager and R&D advisor.... but this is another story. An unauthorized early biography is available at http://lami.epfl.ch/team/claudiob/...

Edoardo Charbon

Edoardo Charbon (SM’00 F’17) received the Elektrotechnik Diploma from ETH Zurich, the M.S. from the University of California at San Diego, and the Ph.D. from the University of California at Berkeley in 1988, 1991, and 1995, respectively, all in electrical engineering and EECS. He has consulted with numerous organizations, including Bosch, X-Fab, Texas Instruments, Maxim, Sony, Agilent, and the Carlyle Group. He was with Cadence Design Systems from 1995 to 2000, where he was the architect of the company's initiative on information hiding for intellectual property protection. In 2000, he joined Canesta Inc., as the Chief Architect, where he led the development of wireless 3-D CMOS image sensors. Since 2002 he has been a member of the faculty of EPFL, where is a full professor since 2015. From 2008 to 2016 he was full professor and chair at the Delft University of Technology, where he spearheaded the university's effort on cryogenic electronics for quantum computing as part of QuTech. He has been the driving force behind the creation of deep-submicron CMOS SPAD technology, which is mass-produced since 2015 and is present in smartphones, telemeters, proximity sensors, and medical diagnostics tools. His interests span from 3-D vision, LiDAR, FLIM, FCS, NIROT to super-resolution microscopy, time-resolved Raman spectroscopy, and cryo-CMOS circuits and systems for quantum computing. He has authored or co-authored over 400 papers and two books, and he holds 23 patents. Dr. Charbon is a distinguished visiting scholar of the W. M. Keck Institute for Space at Caltech, a fellow of the Kavli Institute of Nanoscience Delft, a distinguished lecturer of the IEEE Photonics Society, and a fellow of the IEEE.

James Richard Larus

Expertise James Larus is a Professor Emeritus and former Dean of the School of Computer and Communication Sciences (IC) at EPFL (école Polytechnique Fédérale de Lausanne). Before joining IC in October 2013, Larus was a researcher, manager, and director in Microsoft Research for over 16 years and an Assistant and Associate Professor in the Computer Sciences Department at the University of Wisconsin, Madison.Larus has been an active contributor to numerous communities. He published over 100 papers (with 14 be

Related units (7)

Integrated Systems Laboratory (IC/STI)

Integrated Systems Laboratory (STI/IC)

EcoCloud - Administration

Related concepts (3)

High-level synthesis

High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and finds a register-transfer level structure that realizes the given behavior. Synthesis begins with a high-level specification of the problem, where behavior is generally decoupled from low-level circuit mechanics such as clock-level timing.

Electronic system-level design and verification

Electronic system level (ESL) design and verification is an electronic design methodology, focused on higher abstraction level concerns. The term Electronic System Level or ESL Design was first defined by Gartner Dataquest, an EDA-industry-analysis firm, on February 1, 2001. It is defined in ESL Design and Verification as: "the utilization of appropriate abstractions in order to increase comprehension about a system, and to enhance the probability of a successful implementation of functionality in a cost-effective manner.

SystemC

SystemC is a set of C++ classes and macros which provide an event-driven simulation interface (see also discrete event simulation). These facilities enable a designer to simulate concurrent processes, each described using plain C++ syntax. SystemC processes can communicate in a simulated real-time environment, using signals of all the datatypes offered by C++, some additional ones offered by the SystemC library, as well as user defined.