Concept

Programmable logic device

A programmable logic device (PLD) is an electronic component used to build reconfigurable digital circuits. Unlike digital logic constructed using discrete logic gates with fixed functions, a PLD has an undefined function at the time of manufacture. Before the PLD can be used in a circuit it must be programmed to implement the desired function. Compared to fixed logic devices, programmable logic devices simplify the design of complex logic and may offer superior performance. Unlike for microprocessors, programming a PLD changes the connections made between the gates in the device. PLDs can broadly be categorised into, in increasing order of complexity, Simple Programmable Logic Devices (SPLDs), comprising programmable array logic, programmable logic array and generic array logic; Complex Programmable Logic Devices (CPLDs) and Field-Programmable Gate Arrays (FPGAs). In 1969, Motorola offered the XC157, a mask-programmed gate array with 12 gates and 30 uncommitted input/output pins. In 1970, Texas Instruments developed a mask-programmable IC based on the IBM read-only associative memory or ROAM. This device, the TMS2000, was programmed by altering the metal layer during the production of the IC. The TMS2000 had up to 17 inputs and 18 outputs with 8 JK flip flop for memory. TI coined the term Programmable Logic Array (PLA) for this device. In 1971, General Electric Company (GE) was developing a programmable logic device based on the new Programmable Read-Only Memory (PROM) technology. This experimental device improved on IBM's ROAM by allowing multilevel logic. Intel had just introduced the floating-gate UV erasable PROM so the researcher at GE incorporated that technology. The GE device was the first erasable PLD ever developed, predating the Altera EPLD by over a decade. GE obtained several early patents on programmable logic devices. In 1973 National Semiconductor introduced a mask-programmable PLA device (DM7575) with 14 inputs and 8 outputs with no memory registers. This was more popular than the TI part but cost of making the metal mask limited its use.

Official source

https://en.wikipedia.org/wiki/Programmable_logic_device

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related courses (19)

EE-110: Logic systems (for MT)

Ce cours couvre les fondements des systèmes numériques. Sur la base d'algèbre Booléenne et de circuitscombinatoires et séquentiels incluant les machines d'états finis, les methodes d'analyse et de synthèse de systèmelogiques sont étudiées et appliquée ...

EE-530: Test of VLSI systems

Test of VLSI Systems covers theoretical knowledge related to the major algorithms used in VLSI test, and design for test techniques. Basic knowledge related to computer-aided design for test techniques, and their integration into a design-flow are presente ...

CS-476: Embedded system design

Hardware-software co-design is a well known concept in embedded system design.It is also a concept required in designing FPGA-accelerators in data-centers.This course teaches how to transform algorithms in smart hardware-software solutions. ...

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Official source

https://en.wikipedia.org/wiki/Programmable_logic_device

About this result

Related courses (19)

EE-110: Logic systems (for MT)

EE-530: Test of VLSI systems

CS-476: Embedded system design

Related lectures (32)

Ambipolar Devices: Logic Circuit Design Paradigms

Explores ambipolar devices for new logic circuit design paradigms.

Programmable Logic Circuits, FPGA

Explores logic circuit classification, FPGA design methodology, implementation, and Altera Cyclone IV architecture.

Reconfigurable Nanowire Electronics

Explores reconfigurable nanowire electronics, addressing challenges in CMOS technology and proposing innovative solutions for improved device performance.

Related publications (32)

In-Sensor Computing by Reconfigurable Field-Effect Transistors

The rising demand for multiplexed biomarker analysis in complex disease diagnostics, such as cancer, places a premium on biosensing technologies that can process multiple biochemical information with minimal power and footprint. Current systems, however, rely on complex analog front ends that make complex signal interpretation, increase energy consumption, and limit miniaturization. In this work, we overcome these limitations with a novel circuit based on nine triple-independent-gate reconfigurable field-ef

Institute of Electrical and Electronics Engineers Inc.2026

Development, configuration and performance characterization of a scalable BETA ASIC-based readout system for multi-channel SiPM detectors

We present the design, configuration, and performance characterization of a scalable readout system based on the BETA application-specific integrated circuit (ASIC), developed to meet stringent requirements on noise, linearity, dynamic range, and power consumption for multi-channel silicon photomultiplier (SiPM) detectors in spaceborne instrumentation. The readout electronics consists of modular interface boards (FIBs) hosting multiple BETA ASICs and controlled by a field-programmable gate array (FPGA), whi

IOP Publishing2026

Oscillatory Chemical Networks in Silicon Nanofluidic Chips for Ultra-Low-Power Computing

We integrate fluidic networks filled with the oscillatory Belousov–Zhabotinsky (BZ) reaction in silicon microchips to investigate the potential of these networks for on-chip chemical computation. Using nanofluidic confinement and networks of thousands of microreactors (5–30 µm) connected by nanochannels, we demonstrate stable oscillations down to 300 nm vertical confinement with an estimated lower-bound chemical energy cost of ≈20 fJ per cycle when rescaled to the minimum operational volume, well below that

American Chemical Society (ACS)2026

Related people (32)

Mihai Adrian Ionescu

Adrian M. Ionescu is Full Professor at the Swiss Federal Institute of Technology, Lausanne, Switzerland. He received the B.S./M.S. and Ph.D. degrees from the Polytechnic Institute of Bucharest, Romania and the National Polytechnic Institute of Grenoble, France, in 1989 and 1997, respectively. He has held staff and/or visiting positions at LETI-CEA, Grenoble, France and INP Grenoble, France and Stanford University, USA, in 1998 and 1999. Dr. Ionescu has published more than 600 articles in international journals and conferences. He received many Best Paper Awards in international conferences, the Annual Award of the Technical Section of the Romanian Academy of Sciences in 1994 and the Blondel Medal in 2009 for contributions to the progress in engineering sciences in the domain of electronics. He is the 2013 recipient of the IBM Faculty Award in Engineering. He served the IEDM and VLSI conference technical committees and was the Technical Program Committee (Co)Chair of ESSDERC in 2006 and 2013. He is a member of the SATW. He is director of the Laboratory of Micro/Nanoelectronic Devices (NANOLAB).

Paolo Ienne

Paolo Ienne has been a Professor at the EPFL since 2000 and heads the Processor Architecture Laboratory (LAP). Prior to that, he worked for the Semiconductors Group of Siemens AG, Munich, Germany (which later became Infineon Technologies AG) where he was at the head of the Embedded Memories unit in the Design Libraries division. His research interests include various aspects of computer and processor architecture, FPGAs and reconfigurable computing, electronic design automation, and computer arithmetic. Ienne was a recipient of Best Paper Awards at the 20th, 24th, and 28th ACM/SIGDA International Symposia on Field-Programmable Gate Arrays (FPGA), in 2012, 2016 and 2020, at the 19th and 30th International Conference on Field-Programmable Logic and Applications (FPL), in 2009 and 2020, at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES), in 2007, and at the 40th Design Automation Conference (DAC), in 2003; many other papers have been candidates to Best Paper Awards in prestigious venues. He has served as general, programme, and topic chair of renown international conferences, including organizing in Lausanne the 26th International Conference on Field-Programmable Logic and Applications (FPL) in 2016. He serves on the steering committee of the IEEE Symposium on Computer Arithmetic (ARITH) and of the International Conference on Field-Programmable Logic and Applications (FPL). Ienne has guest edited a number of special issues and special sections on various topics for IEEE and ACM journals. He is regularly member of program committees of international workshops and conferences in the areas of design automation, computer architecture, embedded systems, compilers, FPGAs, and asynchronous design. He has been an associate editor of ACM Transactions on Architecture and Code Optimization (TACO), since 2015, of ACM Computing Surveys (CSUR), since 2014, and of ACM Transactions on Design Automation of Electronic Systems (TODAES) from 2011 to 2016.

Guillaume Anciaux

ResearchResearch Topics My research can be decomposed in three main blocks:First, the main goal of my current research is the physical description of contact interactions. I performed numerous studies of this topic using different models from the continuum scale down to atomistic scale. Since atomic phenomena and macroscopic observations are linked, the physics of contact needs the simultaneous consideration of several scales. For instance, plasticity is a theory defined for the macroscopic scale whereas t

Mirjana Stojilovic

Mirjana Stojilović received the Dipl. Ing. and Ph.D. degrees from the School of Electrical Engineering, University of Belgrade, in 2006 and 2013, respectively. From 2010 to 2013, she was collaborating with the Processor Architecture Laboratory at EPFL, visiting periodically as a Guest Researcher. From 2013 to 2016, she was working at the University of Applied Sciences Western Switzerland as a senior researcher, and at EPFL as a lecturer. She joined Parallel Systems Architecture Lab at EPFL in October 2016. Mirjana's main research interests include electronic design automation, reconfigurable computing, electromagnetic-compatibility and signal-integrity issues, and hardware security. Mirjana Stojilović serves on the program committee of the FPGA, FPL, and FCCM conferences and as a reviewer for IEEE TCAD, TVLSI, TC, TEMC, IEEE Access and ACM TRETS. She received the Best Paper Award at 2016 International Symposium on Electromagnetic Compatibility (EMC Europe 2016), Young Scientist Award at 33rd International Conference on Lightning Protection (ICLP2016), and the Young Author Best Paper Award at the 20th Telecommunication Forum in Belgrade (TELFOR 2012). In 2015, the EPFL School of Computer and Communication Sciences (IC) presented her with the Teaching Award.

Francesco Gramuglia

Francesco Gramuglia received the MEng degree in Electronics and Electrical Engineering from the Politecnico di Milano in 2016. From 2015 to 2016 he was a trainee in the STORMlab of Vanderbilt University, Nashville, Tennessee, where he worked on the development of robotic endoscope platforms. In 2016 he received the Best Application Prize and Overall Winner at Surgical Robot Challenge during the Hamlyn Symposium on Medical Robotics at Imperial College, London, 2016. Since 2017, he has been pursuing a Ph.D. degree at the EPFL in the Advanced Quantum Architecture laboratory (AQUA) under the advising of Prof. Edoardo Charbon and Claudio Bruschini, PhD. His research is focused on the design of SPAD based CMOS image sensors and system development for use in biomedical applications, e.g. Time-of-flight Positron emission tomography (TOFPET).

Mukesh Kumar Tripathi

Aleksandra Radenovic

From April 2021 Full Professor 2015 -2021 Associate Professor2008-2015 Tenure-Track Assistant Professor2004-2007 Postdoc at the University of California, Berkeley in the group of Prof.Liphardt2003 PhD student of Prof. Dietler in Laboratory of Physics of Living Matter, University of Lausanne 1999 Diploma thesis on the subject of the Raman spectroscopy of beta carotene1994-1999 Physics department at the University of Zagreb1994 baccalaureate, Classical gymnasium

Davide Sacchetto

Gautier Marie Pierre Rouaze

Kirsten Emilie Moselund

Related units (21)

Integrated Systems Laboratory (STI/IC)

Processor Architecture Laboratory

IEL - Administration

Related concepts (15)

Complex programmable logic device

A complex programmable logic device (CPLD) is a programmable logic device with complexity between that of PALs and FPGAs, and architectural features of both. The main building block of the CPLD is a macrocell, which contains logic implementing disjunctive normal form expressions and more specialized logic operations. Some of the CPLD features are in common with PALs: Non-volatile configuration memory. Unlike many FPGAs, an external configuration ROM isn't required, and the CPLD can function immediately on system start-up.

Hardware description language

In computer engineering, a hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits, and most commonly, digital logic circuits. A hardware description language enables a precise, formal description of an electronic circuit that allows for the automated analysis and simulation of an electronic circuit.

Xilinx

Xilinx, Inc. (ˈzaɪlɪŋks ) was an American technology and semiconductor company that primarily supplied programmable logic devices. The company is known for inventing the first commercially viable field-programmable gate array (FPGA) and creating the first fabless manufacturing model. Xilinx was co-founded by Ross Freeman, Bernard Vonderschmitt, and James V Barnett II in the year 1984 and the company went public on the NASDAQ in the year 1990.