Giovanni De Micheli, Andrea Costamagna
This paper presents a novel resynthesis engine for minimizing the dynamic power of digital circuits. Traditional logic synthesis methods primarily focus on zero-delay toggles—logic state changes occurring between the start and end of a clock cycle. In cont ...
Institute of Electrical and Electronics Engineers2025
