MOMS-based Programmable Sampling Rate Converters

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (31)

Page 2 sur 2

Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs

Francesco Regazzoni, Mirjana Stojilovic, Ognjen Glamocanin, Louis Coulon

Embedded and cyber-physical systems are pervading all aspects of our lives, including sensitive and critical ones. As a result, they are an alluring target for cyber attacks. These systems, whose implementation is often based on reconfigurable hardware, ar ...

2020

FPGA-Assisted Deterministic Routing for FPGAs

Mirjana Stojilovic

FPGA routing is one of the most time-consuming steps of FPGA compilation, often preventing fast edit-compile-test cycles in prototyping and development. There have been attempts to accelerate FPGA routing using algorithmic improvements, multi-core or multi ...

2019

DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses

Paolo Ienne, Mikhail Asiatici

The effective bandwidth of the FPGA external memory, usually DRAM, is extremely sensitive to the access pattern. Nonblocking caches that handle thousands of outstanding misses (miss-optimized memory systems) can dynamically improve bandwidth utilization wh ...

IEEE2019

Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey

Mirjana Stojilovic, Seyedeh Sharareh Mirzargar

Field-programmable gate arrays (FPGAs) are, like CPUs, susceptible to side-channel information leakage and covert communication. The malleability of FPGAs enables users to create and control physical effects, and sense and measure the consequences. With FP ...

IEEE2019

High Speed SAR ADC Architectures in 28nm FDSOI CMOS

Mustafa Kilic

The demand on high speed Analog to Digital Converters (ADCs) has increased considerably the last years. From communications circuit to high speed oscilloscopes, Giga Samples per second (GS/s) ADCs are requested. With the scaling of the CMOS technology, des ...

EPFL2019

Analysis of photosensor frontends for biomedical applications: a focus on noise

Paul Stanislas Gosselin

Photosensing has proven to be highly useful in biomedical research and medical care. Being able to detect and quantify the light emitted by fluorescent or bioluminescent reporters has significantly participated in the development of new cancer treatments a ...

EPFL2019

Performance characterization of Altera and Xilinx 28 nm FPGAs at cryogenic temperatures

Edoardo Charbon

Quantum computers enable a massive speed-up in calculations, thanks to the nature of quantum operations. To unlock quantum computation, a classical system infrastructure is required for the control of qubits and processing of their data. While qubits are g ...

2018

Applications of a reconfigurable SPAD line imager

Edoardo Charbon, Claudio Bruschini, Samuel Burri

Single-photon avalanche diodes (SPADs) fabricated in standard CMOS processes enable cost-effective volume production of sensors capable of time-stamping individual photons with high accuracy. This capability makes the sensors ideally suited for application ...

2018

Post-P&R Performance and Power Analysis for RRAM-based FPGAs

Giovanni De Micheli, Pierre-Emmanuel Julien Marc Gaillardon, Xifan Tang, Edouard Giacomin

Resistive Random Access Memory (RRAM)-based FPGAs are predicted to outperform conventional FPGAs architectures in area, delay and power over a wide range of voltage operations, allowing novel energy-quality trade-offs for reconfigurable computing. The oppo ...

2018

Deterministic Parallel Routing for FPGAs based on Galois Parallel Execution Model

Philip Brisk, Mirjana Stojilovic

This paper describes a deterministic and parallel implementation of the VPR routability-driven router for FPGAs. We considered two parallefization strategies: (1) routing multiple nets in parallel; and (2) routing one net at a time, while parallelizing the ...

IEEE2018

Spatial: A Language and Compiler for Application Accelerators

Christos Kozyrakis

Industry is increasingly turning to reconfigurable architectures like FPGAs and CGRAs for improved performance and energy efficiency. Unfortunately, adoption of these architectures has been limited by their programming models. HDLs lack abstractions for pr ...

ASSOC COMPUTING MACHINERY2018