Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
In this work, an AlGaN/GaN high electron mobility transistor (HEMT) with a large positive threshold voltage (VTH) is demonstrated, based on a digitally recessed barrier combined with a p-type NiO/SiO2 gate dielectric stack to form a recessed tri-junction HEMT (TJHEMT). Digital etching precisely recesses both the AlGaN barrier and sidewalls of the fins with nanometer-scale control, which combined with an additional depletion from p-type NiO/SiO2 gate dielectric stack, results in a VTH up to 1.5 V at 1 μA/mm. Moreover, unlike typical tri-gate structures, this large VTH was achieved with feature sizes larger than 180 nm. The high-quality gate stack, along with superior tri-gate control, resulted in negligible threshold voltage hysteresis (ΔVTH) of less than 0.1 V, ideal subthreshold slope (SS) of 60 mV/dec, and ON/OFF current ratio of 109. The estimated maximum applicable VGS from time-dependent gate breakdown (TDGB) was 6.4 V for a lifetime of 10 years at 63% failure level. Furthermore, the devices presented a small specific on-resistance (RON,SP) of 3.8 mΩ·cm2 for a gate-to-drain separation (LGD) of 20 μm, together with a high breakdown voltage (VBR) of 2.5 kV (measured at 1 μA/mm). The excellent performance together with the large feature sizes demonstrates the feasibility of mass-production of tri-gate enhancement-mode (E-mode) devices.