Lukasiewicz Fuzzy Logic Networks and Their Ultra Low Power Hardware Implementation

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (30)

Optimization Method for Extracting Stabilizer Geometry and Properties of REBCO Tapes

Bertrand Dutoit, Bertrand Dutoit, Francesco Grilli, Arooj Akbar, Nicolo' Riva

A good knowledge of material properties is a critical aspect for modeling high-temperature superconductor (HTS) devices. However, the electrical resistivity of coated conductors above the critical current is limited. The major challenge in characterizing t ...

2021

Subthermionic negative capacitance ion sensitive field-effect transistor

Mihai Adrian Ionescu, Ali Saeidi, Francesco Bellando, Carlotta Gastaldi

One of the main advantages of Ion-Sensitive Field-Effect Transistor (ISFET) technology is the capability to exploit technological advancements initially developed for conventional FETs for logic applications, such as the employ of high-k dielectrics for th ...

2020

WSe2/SnSe2 vdW heterojunction Tunnel FET with subthermionic characteristic and MOSFET co-integrated on same WSe2 flake

Mihai Adrian Ionescu, Nicolò Oliva, Matteo Cavalieri, Luca Capua

Two-dimensional/two-dimensional (2D/2D) heterojunctions form one of the most versatile technological solutions for building tunneling field effect transistors because of the sharp and potentially clean interfaces resulting from van der Waals assembly. Seve ...

NATURE PUBLISHING GROUP2020

Energy Analysis of Lightweight AEAD Circuits

Andrea Felice Caforio, Muhammed Fatih Balli, Subhadeep Banik

The selection criteria for NIST's Lightweight Crypto Standardization (LWC) have been slowly shifting towards the lightweight efficiency of designs, given that a large number of candidates already establish their security claims on conservative, well-studie ...

2020

Negative Resistance in Cascode Transistors

Elison de Nazareth Matioli, Armin Jafari, Palliyage Srilak Nirmana Perera, Mohammad Samizadeh Nikooytabalvandani

Cascode topology which includes a high-voltage GaN and a low-voltage Si transistor is an attractive device concept, which uses the low ON-resistance of GaN while still being compatible with Si gate drivers. It demonstrates the highest threshold voltage amo ...

2020

Free Carrier Mobility, Series Resistance, and Threshold Voltage Extraction in Junction FETs

Matthias Bucher, Jean-Michel Sallese, Farzan Jazaeri

In this brief, extraction methods are proposed for determining the essential parameters of double gate junction field-effect transistors (FETs). First, a novel method for determining free carrier effective mobility, similar to a recently proposed method fo ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2020

A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks

Giovanni De Micheli, Luca Gaetano Amarù, Eleonora Testa, Mathias Soeken, Heinz Riener

Logic synthesis is a fundamental step in the realization of modern integrated circuits. It has traditionally been employed for the optimization of CMOS-based designs, as well as for emerging technologies and quantum computing. Recently, it found applicatio ...

IEEE2020

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

David Atienza Alonso, Mohamed Mostafa Sabry Aly, Halima Najibi, Marina Zapater Sancho, Alexandre Sébastien Julien Levisse

Deeply-scaled three-dimensional (3D) Multi-Processor Systems-on-Chip (MPSoCs) enable high performance and massive communication bandwidth for next-generation computing. However, as process nodes shrink, temperature-dependent leakage dramatically increases, ...

2020

3D Smith chart constant quality factor semi-circles contours for positive and negative resistance circuits

Mihai Adrian Ionescu, Andrei Müller

The article firstly proves that the constant quality factor (Q) contours for passive circuits, while represented on a 2D Smith chart, form circle arcs on a coaxal circle family. Furthermore, these circle arcs represent semi-circles families in the north he ...

2020

Investigation of p-GaN tri-Gate normally-Off GaN Power MOSHEMTs

Elison de Nazareth Matioli, Jun Ma, Minghua Zhu

In this work, we present the investigation of the combination of p-GaN gate and tri-gate structures to achieve normally-off operation on GaN-on-Si MOSFETs. We have developed and optimized a selective and low-damage p-GaN etching recipe to stop at the AlGaN ...

IEEE2020

Page 2 sur 2