Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (31)

Resonances on GaN-on-Si Epitaxies: A Source of Output Capacitance Losses in Power HEMTs

Elison de Nazareth Matioli, Minghua Zhu, Riyaz Mohammed Abdul Khadar, Armin Jafari, Mohammad Samizadeh Nikooytabalvandani

GaN-on-Si high-electron-mobility transistors (HEMTs) exhibit excellent properties for efficient power conversion. Nevertheless, a considerable energy loss associated with the charging and discharging of the output capacitance (COSS) in these transistors se ...

Institute of Electrical and Electronics Engineers2021

Free Carrier Mobility, Series Resistance, and Threshold Voltage Extraction in Junction FETs

Matthias Bucher, Jean-Michel Sallese, Farzan Jazaeri

In this brief, extraction methods are proposed for determining the essential parameters of double gate junction field-effect transistors (FETs). First, a novel method for determining free carrier effective mobility, similar to a recently proposed method fo ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2020

Nanoscale imaging of mobile carriers and trapped charges in delta doped silicon p-n junctions

Gabriel Aeppli

Broadband electrostatic force microscopy can be used to non-destructively image n-type and p-type dopant layers in silicon devices with a lateral resolution of 10 nm and a vertical resolution of 0.5 nm. ...

NATURE PUBLISHING GROUP2020

Nanowire Tunnel FET with Simultaneously Reduced Subthermionic Subthreshold Swing and Off-Current due to Negative Capacitance and Voltage Pinning Effects

Igor Stolichnov, Mihai Adrian Ionescu, Teodor Rosca, Ali Saeidi, Matteo Cavalieri

Nanowire tunnel field-effect transistors (TFETs) have been proposed as the most advanced one-dimensional (1D) devices that break the thermionic 60 mV/decade of the subthreshold swing (SS) of metal oxide semiconductor field-effect transistors (MOSFETs) by u ...

AMER CHEMICAL SOC2020

Deep-UV-Enhanced Approach for Low-Temperature Solution Processing of IZO Transistors with High-k AlOx/YAlOx Dielectric

Danick Briand, Alessio Mancinelli, Jaemin Kim

Solution processing is an attractive alternative to standard vacuum fabrication techniques for the large-area manufacturing of metal oxide (MOx)-based electron devices. Here, we report on thin-film transistors (TFTs) based on a solution-processed indium zi ...

AMER CHEMICAL SOC2020

WSe2/SnSe2 vdW heterojunction Tunnel FET with subthermionic characteristic and MOSFET co-integrated on same WSe2 flake

Mihai Adrian Ionescu, Nicolò Oliva, Matteo Cavalieri, Luca Capua

Two-dimensional/two-dimensional (2D/2D) heterojunctions form one of the most versatile technological solutions for building tunneling field effect transistors because of the sharp and potentially clean interfaces resulting from van der Waals assembly. Seve ...

NATURE PUBLISHING GROUP2020

Subthermionic negative capacitance ion sensitive field-effect transistor

Mihai Adrian Ionescu, Ali Saeidi, Francesco Bellando, Carlotta Gastaldi

One of the main advantages of Ion-Sensitive Field-Effect Transistor (ISFET) technology is the capability to exploit technological advancements initially developed for conventional FETs for logic applications, such as the employ of high-k dielectrics for th ...

2020

High-Performance III-V MOSFETs and Tunnel-FETs Integrated on Silicon

Clarissa Convertino

Silicon transistor scaling is approaching its end and a transition to novel materials and device concepts is more than ever essential. High-mobility compound semiconductors are considered promising candidates to replace silicon, targeting low-power logic a ...

EPFL2020

Sweat monitoring with CMOS compatible technology: ISFETS and beyond

Francesco Bellando

In recent years, sweat has gained increasing attention from the scientific community as a new analyte for health monitoring. The main advantage with respect to the "Gold Standard" for laboratory analysis, i.e. blood, is of course the possibility of perform ...

EPFL2020

Increasing Functionality of III-V Nanowires on Silicon Substrates

Wonjong Kim

Progress in nanotechnology, including fabrication and characterization tools, opened up the unprecedented low dimensional materials era, where we can manipulate and structure matter on a size scale that we could not reach before. Due to many interesting pr ...

EPFL2020

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Edoardo Charbon, Fabio Sebastiano

Cryogenic device models are essential for the reliable design of the cryo-CMOS electronic interface necessary to build future large-scale quantum computers. This paper reports the characterization of the drain-current mismatch of NMOS and PMOS devices fabr ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2020

Page 2 sur 2