Spice Simulation of Passive Protection in Smart Power ICs

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (31)

Defect passivation in zinc tin oxide: improving the transparency-conductivity trade-off and comparing with indium-based materials

Oscar Esteban Rucavado Leandro

Transparent conductive oxides (TCOs) are essential in technologies coupling light and electricity. Due to their good optoelectronic properties and the production scalability, Sn-doped indium oxide (In2O3:Sn) is the preferred TCO in industrial applications. ...

EPFL2019

Liquid electromigration in gallium-based biphasic thin films

Stéphanie Lacour, Hadrien Olivier Michaud

Liquid metals have recently gained interest as a material of choice for soft and stretchable electronic circuits, thanks to their virtually infinite mechanical failure strain and high electrical conductivity. Gallium-based thin films are obtained by deposi ...

2019

Advances in the characterization of nanowire photovoltaic devices

Dmitry Mikulik

III-V nanowires (NWs) have a great potential for solar energy applications due to their diameter-dependent optical properties, which may enhance absorption of light. In addition, core-shell radial p-i-n structures, in which the direction of light absorptio ...

EPFL2018

A Study on the Charge Carrier Transport of Passivating Contacts

Gizem Nogay

Recently, the charge carrier transport mechanism of passivating contacts, which feature an ultra-thin oxide layer, has been investigated by studying temperature-dependent current-voltage (I-V) characteristics. The measurement revealed that tunneling is the ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2018

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs

Giovanni De Micheli, Xifan Tang, Pierre-Emmanuel Julien Marc Gaillardon, Edouard Giacomin

In this paper, we developed a simulation-based architecture evaluation framework for field-programmable gate arrays (FPGAs), called FPGA-SPICE, which enables automatic layout-level estimation and electrical simulations of FPGA architectures. FPGA-SPICE can ...

2018

Satisfiability-Based Methods for Digital Circuit Design, Debug, and Optimization

Andrew James Becker

Designing digital circuits well is notoriously difficult. This difficulty stems in part from the very many degrees of freedom inherent in circuit design, typically coupled with the need to satisfy various constraints. In this thesis, we demonstrate how for ...

EPFL2018

Circuit Design, Architecture and CAD for RRAM-based FPGAs

Xifan Tang

Field Programmable Gate Arrays (FPGAs) have been indispensable components of embedded systems and datacenter infrastructures. However, energy efficiency of FPGAs has become a hard barrier preventing their expansion to more application contexts, due to two ...

EPFL2017

Circuit Designs of High-Performance and Low-Power RRAM-Based Multiplexers Based on 4T(ransistor)1R(RAM) Programming Structure

Giovanni De Micheli, Xifan Tang, Pierre-Emmanuel Julien Marc Gaillardon, Edouard Giacomin

Routing multiplexers based on pass-transistors or transmission gates are an essential components in many digital integrated circuits. However, whatever structure is employed, CMOS multiplexers have two major limitations: 1) their delay is linearly related ...

Ieee-Inst Electrical Electronics Engineers Inc2017

PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays

David Atienza Alonso, Mohamed Mostafa Sabry Aly, Arvind Raj Mahankali Sridhar, Bruno Michel, Artem Andreev, Marina Zapater Sancho

Integrated Flow-Cell Arrays (FCAs) represent a combination of integrated liquid cooling and on-chip power generation, converting chemical energy of the flowing electrolyte solutions to electrical energy. The FCA technology provides a promising way to addre ...

Institute of Electrical and Electronics Engineers2017

Variability of Low Frequency Noise and mismatch in enclosed-gate and standard nMOSFETs

Matthias Bucher, Mathieu Yves Hervé Coustans

Variability of Low Frequency Noise (LFN) and Random Telegraph Noise (RTN) is an important concern for many analog CMOS integrated circuits. In this paper, transistors with enclosed gate layout are examined and compared with standard layout transistors, wit ...

IEEE2017

Methodology for 3-D Substrate Network Extraction for SPICE Simulation of Parasitic Currents in Smart Power ICs

Maher Kayal, Jean-Michel Sallese, Pietro Buccella, Camillo Stefanucci

A 3-D simulation of substrate currents is crucial to analyze parasitic coupling effects due to minority carrier injection in smart power ICs. In this paper, a substrate parasitic extraction methodology is introduced by dividing the IC layout into elementar ...

Ieee-Inst Electrical Electronics Engineers Inc2016

Page 2 sur 2