Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.

Concept

UART

Publications associées (25)

An Integrated CMOS Receiver Chip for NMR-Applications

Giovanni Boero, Jens Anders

We present the first CMOS-only receiver chip for NMR-applications at 300 MHz. The system consists of an on-chip reception coil, a tuning-capacitor, a downconversion-mixer and a low-frequency gain-stage as well as biasing and offset-compensation circuitry. ...

Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2009

Energy efficiency enhancement of sub-threshold digital CMOS : modeling, technology selection and architectural exploration

Omer Can Akgun

Power density and energy dissipation of digital IC's has become one of the main concerns during the recent years. With the increased usage of battery powered devices, ubiquitous computing, and increase in implantable biomedical applications, enhancing ener ...

EPFL2009

Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime

Yusuf Leblebici, Omer Can Akgun

Digital circuits operating in the sub-threshold regime are able to perform minimum energy operation at a given delay. In the sub-threshold regime circuit delay, hence the leakage energy consumption depends on the supply voltage exponentially. By reducing t ...

2008

On the Damper-Bar Current Calculation For High Power Salient Poles Synchronous Machines

Jean-Jacques Simond, Basile Kawkabani, György Atilla Bànyai

The goal of the paper was to analyze the current distribution of a high-power salient-pole synchronous machine damper winding. A few methods were considered but only two analytical methods are highlighted. Both methods arc based on parameter calculation by ...

2008

CONFETTI : A reconfigurable hardware platform for prototyping cellular architectures

Daniel Mange, Pierre-André Mudry, Fabien Vannel

In this article, we describe a novel hardware platform aimed at the realization of cellular architectures. The system is built hierarchically from a very simple computing unit, called ECell. Several of these units can then be connected, using a high-speed ...

2007