Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.

Concept

Network synthesis

Publications associées (25)

New Cadanav methodology for quantitative rock fall hazard assessment and zoning at the local scale

Vincent Labiouse, Jacopo Maria Abbruzzese

Rock fall hazard zoning is a challenging yet necessary task to be accomplished for planning an appropriate land use in mountainous areas. Methodologies currently adopted for elaborating zoning maps do not provide satisfactory results though, due to uncerta ...

Springer Verlag2014

Frequency jumps in single chip microwave LC oscillators

Giovanni Boero, Marco Grisi, Gabriele Gualco

We report on the experimental observation of oscillation frequency jumps in microwave LC oscillators fabricated using standard complementary metal-oxide-semiconductor technologies. The LC oscillators, operating at a frequency of about 20 GHz, consist of a ...

American Institute of Physics2014

Designing Best Effort Networks-on-Chip to Meet Hard Latency Constraints

Giovanni De Micheli, Luca Benini, Srinivasan Murali, Ciprian Seiculescu, Hamid Sarbazi-Azad, Dara Rahmati

Many classes of applications require Quality of Service (QoS) guarantees from the system interconnect. In Networks-on-Chip (NoC) QoS guarantees usually translate into bandwidth and latency constraints for the traffic flows and require hardware support in t ...

Assoc Computing Machinery2013

Tunable Electroacoustic Resonators through Active Impedance Control of Loudspeakers

Romain Boulandet

The current trend for multipurpose rooms requires enhanced acoustic treatments capable to meet ever more demanding specifications in terms of performance, compactness and versatility. The reason is the variety of activities to be hosted and the correspondi ...

EPFL2012

Tunable floating active inductor with internal offset reduction

Maher Kayal, Sidi-Rachid Cherkaoui, François Krummenacher, Marc Pastre, Laurent Fabre, Ira Nagel

Presented is a transistor-level implementation of a floating and tunable CMOS active inductor. It is based on the classical gyrator-C topology and is enhanced by adding an internal offset reduction mechanism to guarantee functionality also for unbalanced D ...

2012