Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.

Concept

Unité de mesure en informatique

Publications associées (6)

HetCache: Synergising NVMe Storage and GPU acceleration for Memory-Efficient Analytics

Anastasia Ailamaki, Periklis Chrysogelos, Syed Mohammad Aunn Raza, Hamish Mcniece Hill Nicholson

Accessing input data is a critical operation in data analytics: i) slow data access significantly degrades performance, and ii) storing everything in the fastest medium, i.e., memory, incurs high operational and hardware costs. Further, while GPUs offer in ...

2023

Biosensors for Bimolecular Computing: a Review and Future Perspectives

Sandro Carrara, Danilo Demarchi, Simone Aiassa

Biomolecular computing is the field of engineering where computation, storage, communication, and coding are obtained by exploiting interactions between biomolecules, especially DNA, RNA, and enzymes. They are a promising solution in a long-term vision, br ...

SPRINGER2020

Systems and methods for rate-compatible polar codes for general channels

Seyed Hamed Hassani, Marco Mondelli

According to certain embodiments, a transmit node in a wireless communications system includes a first universal rate-compatible polar encoder and a transmitter. The first universal rate-compatible polar encoder is configured for a family of two or more ty ...

2019

A Sensor Network Architecture for Digital SiPM-Based PET Systems

Edoardo Charbon, Claudio Bruschini, Francesco Gramuglia

Digital silicon photo-multipliers (SiPMs) have emerged in the recent past as a viable low cost alternative to photomultiplier tubes in positron emission tomography systems, providing multiple timestamps, energy and scintillation coordinates at high spatial ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2018

Control of the Actively Balanced Capacitive Voltage Divider for a Five-Level NPC Inverter - Estimation of the Intermediary Levels Currents

Alfred Rufer, Nicolas Cherix, Nelson William Koch

This article addresses the control of a Multistage Stacked Boost Architecture (MSBA) feeding a five-level NPC inverter in a grid-tied application. A suitable control strategy was previously presented, in which estimated/reconstructed intermediary currents ...

2016

Processeur à haut degré de parallélisme basé sur des composantes sérielles

Ralph Hoffmann

Nowaday, the world of processors is still dominated by the RISC architectures, which foundations have been laid down in the 70's. The RISC concept may be summarized by one word : simplicity. With this concept, much simpler architectures are born, in partic ...

EPFL2004