Mediaspace scheduled maintenance: Aug 25, 2026 07:00 - 12:00 AM. During this time, videos will be temporarily unavailable. Check status updates.

Recherche

Afficher tous les résultats pour

Accueil

Concept

Intel 4004

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (26)

Page 2 sur 2

Self-Aligned 3D Chip Integration Technology and Through-Silicon Serial Data Transmission

Fengda Sun

The emerging three-dimensional (3D) integration technology is expected to lead to an industry paradigm shift due to its tremendous benefits. Intense research activities are going on about technology, simulation, design, and product prototypes. This thesis ...

EPFL2011

Very High Density Microelectrode Array with Monolithically Integrated Readout Circuits

Yusuf Leblebici, Alexandre Schmid, Neil Joye

This paper presents the hardware realization and modeling of high-density microelectrode arrays including both microelectronic readout amplifiers as well as three-dimensional microelectrodes forming a fully integrated CMOS compatible system enabling resear ...

2010

Light structuring for massively parallel optical trapping

Johann Rohner

Optical trapping, discovered in the 70's, allows moving and stabilizing small objects which sizes varies from atoms to particles of several microns. This technique, based on momentum conservation, is particularly well suited for manipulating biological mat ...

EPFL2007

NoC emulation: a tool and design flow for MPSoC

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Nicolas Genko

Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing; thus, the amount of processors, memories and application-specific signal pro- cessing cores is rapidly increasing. In these new Multi- Processor SoCs, (MPSoCs) on ...

2007

Improving instruction cache performance in OLTP

Anastasia Ailamaki

Instruction-cache misses account for up to 40%; of execution time in online transaction processing (OLTP) database workloads. In contrast to data cache misses, instruction misses cannot be overlapped with out-of-order execution. Chip design limitations do ...

Association for Computing Machinery2006

A Novel Approach for Network on Chip Emulation

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Nicolas Genko

Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of bus-based solutions. NoCs can have regular or a ...

2005