Publication

On performance scaling and speed of junctionless transistors

Jean-Michel Sallese
2013
Journal Articles

Abstract

A prospective study of the junctionless transistors (JLTs) scaling performances based both on TCAD and analytical evaluations of the intrinsic delay after considering on/off voltage constraints is proposed. The tradeoffs between speed and switching power performances in regard to the JLT parameters are analyzed. It is demonstrated that JLTs performances in terms of speed are very similar to that of regular bulk MOSFETs, and that increasing the drive current and speed still needs to shrink the gate oxide just as in MOSFETs. (C) 2012 Elsevier Ltd. All rights reserved.

Official source

https://infoscience.epfl.ch/entities/publication/e3c144e8-248c-4a55-8eb6-043ecf2c4a5c

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

On performance scaling and speed of junctionless transistors

Chat with Graph Search

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization