Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
This paper describes a converter which configures itself to increase power transfer and decrease losses. The system controls its three timing variables by three loops in a stable manner. A time domain state-space averaging model is used to design the system. This reduces the necessary components, and therefore the power consumption. The system is implemented in 0.18 µm CMOS technology with ultra-low power circuits. The converter has a 52% efficiency with just a 15 mV input voltage. It follows changes in electrical specifications of a harvester, in order to increase the system's output power.