Publication

A 1.3V low-power 430 MHz front-end using a standard digital CMOS process

Maher Kayal, Thierry Bernard Melly
1998
Conference Papers

Abstract

A low-power and low-voltage (LP/LV) RF front-end operating at 430MHz and implemented in a standard 0.5 mu m digital CMOS process is described. Specific LP/LV bias techniques and design tradeoffs are discussed and their application to the design of a fully integrated direct-conversion receiver is presented. The RF building blocks including a 200 mu A LNA, two different 50 mu A mixers and a ring-oscillator with differential I-Q outputs consuming 300 mu A at 430MHz, have been manufactured and their performances measured. Taking into account the severe power budget, a total double sideband (DSB) noise figure of 17dB was achieved, together with a spurious free dynamic range of 55dB at 60kHz bandwidth, which is sufficient for the targeted application.

Official source

https://infoscience.epfl.ch/entities/publication/dfb02191-a6de-4c82-87ee-94164cb65f69

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Maher Kayal, Thierry Bernard Melly
1998
Conference Papers

Abstract

Official source

https://infoscience.epfl.ch/entities/publication/dfb02191-a6de-4c82-87ee-94164cb65f69

About this result

Related concepts (32)

Digital image processing

Digital image processing is the use of a digital computer to process s through an algorithm. As a subcategory or field of digital signal processing, digital image processing has many advantages over . It allows a much wider range of algorithms to be applied to the input data and can avoid problems such as the build-up of noise and distortion during processing. Since images are defined over two dimensions (perhaps more) digital image processing may be modeled in the form of multidimensional systems.

Digital image

A digital image is an composed of picture elements, also known as pixels, each with finite, discrete quantities of numeric representation for its intensity or gray level that is an output from its two-dimensional functions fed as input by its spatial coordinates denoted with x, y on the x-axis and y-axis, respectively. Depending on whether the is fixed, it may be of vector or raster type. Raster image Raster images have a finite set of digital values, called picture elements or pixels.

Active-pixel sensor

An active-pixel sensor (APS) is an , which was invented by Peter J.W. Noble in 1968, where each pixel sensor unit cell has a photodetector (typically a pinned photodiode) and one or more active transistors. In a metal–oxide–semiconductor (MOS) active-pixel sensor, MOS field-effect transistors (MOSFETs) are used as amplifiers. There are different types of APS, including the early NMOS APS and the now much more common complementary MOS (CMOS) APS, also known as the CMOS sensor.

Related publications (17)

A 1.3V low-power 430 MHz front-end using a standard digital CMOS process

Chat with Graph Search

Cryogenic Thermometry Based on Superconducting Microwave Resonators

Flexible Single-Photon Image Sensors, CMOS Circuits for Biological Sensing and Processing

Multi-Channel Amplifier-Discriminator for Highly Time-Resolved Detection