Publication

Efficient VLSI Implementation of Reduced-State Sequence Estimation for Wireless Communications

Andreas Peter Burg
2013
Conference Papers

Abstract

Modern wireless communication systems require efficient channel equalizer implementations. This paper explores the design space of reduced-state sequence estimation (RSSE). We show how the concept of pre-computation can be applied to greatly reduce computational complexity, such that efficient RSSE architectures can be derived. As a proof of concept, an RSSE was implemented in dedicated hardware, that achieves a 1.6 times higher hardware efficiency when compared to prior art.

Official source

Graph Chat

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Efficient VLSI Implementation of Reduced-State Sequence Estimation for Wireless Communications

Chat with Graph Search

Development of Thin Film Lithium Niobate Shear Bulk Acoustic Wave Resonators

Computational Analysis and Methods for Electromagnetic Exposure Limits, Antenna Optimization and Cell Phone Design

Diversity embedding for broadband communication