Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
This work reports on a heterogeneous integration of resistive memories into the Back-End-of-the-Line of 180nm standard CMOS foundry chips. A TaOx-based ReRAM technology with materials and processes fully CMOS compatible has been developed and characterized. A low-cost integration method is applied to the developed TaOx-based memories to achieve chip level ReRAM-CMOS integration. The integrated memory devices show working voltages compatible with CMOS circuits operations. Measured SET and RESET voltages of the ReRAM integrated cells are -1V and +1.3V, respectively, demonstrating suitability for low-voltage applications.
Tobias Kippenberg, Johann Emmeram Riemensberger, Mikhail Churaev, Xinru Ji, Terence Albert Emile Blésin, Chengli Wang, Zihan Li, Junyin Zhang, Xi Wang, Chen Yang, Wil Kao