Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
In closed-loop neural interfaces, simultaneous recording and stimulation impose significant challenges on the recording path, demanding a frontend capable of accommodating large amplitudes and a wide dynamic range. This paper presents a Noise-Shaping SAR ADC with large input amplitude and high dynamic range for closed-loop interfaces, featuring in-loop Serial-to-Parallel Amplification (SPA) and a fully dynamic Capacitor-Stacking-and-Buffering (CSB) integrator with a Fully Dynamic Voltage Buffer (FDVB). Fabricated in 65-nm CMOS, the proposed design achieves 2-Vpp input range, 95-dB SNDR, and 178.5-dB FOMs with only 2.26 µW within a compact 0.08 mm2 area. In-vitro experiments using pre-recorded neural data with stimulation artifacts demonstrate robust, artifact-resilient neural recording.
Pierre-André Besse, Alexis Rochas