Publication

Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths

Related publications (30)

Improving First-Order Threshold Implementations of SKINNY

Andrea Felice Caforio, Ognjen Glamocanin, Subhadeep Banik, Daniel Patrick Collins

Threshold Implementations have become a popular generic technique to construct circuits resilient against power analysis attacks.In this paper, we look to devise efficient threshold circuits for the lightweight block cipher family SKINNY. The only threshol ...

Springer2021

Miss-Optimized Memory Systems: Turning Thousands of Outstanding Misses into Reuse Opportunities

Mikhail Asiatici

Even if Dennard scaling came to an end fifteen years ago, Moore' s law kept fueling an exponential growth in compute performance through increased parallelization. However, the performance of memory and, in particular, Dynamic Random Access Memory (DRAM), ...

EPFL2021

Beyond Cameras: Real-Time High-Resolution 3D and Panoramic MultiView Vision Systems with Their Applications

Bilal Demir

The cameras are invented by imitating the human visual system to capture the scene. The camera technologies have been substantially advanced in recent years. 108 MP resolution with 100x hybrid zoom has become standard features for smartphone flagships. In ...

EPFL2020

Public Strategies for Artificial Intelligence: Which Value Drivers?

Marie-Valentine Renée Agnès Florin, Gianluigi Viscusi

We question the values that inform the artificial intelligence (AI) strategies developed by governments and institutions at the global level. In particular, we investigate the connection between governments? and institutions? fundamental values, second-ord ...

IEEE COMPUTER SOC2020

Rectified phase-matching equation for fiber mode converter gratings using two-mode interference

Soham Basu

The resonance wavelength, where a fiber mode converter grating written using periodic external perturbations achieves phase matching, is both a critical design parameter and a device parameter. However, a method to precisely predict the resonance wavelengt ...

2020

Straight to the Point: Intra- and Intercluster LUT Connections to Mitigate the Delay of Programmable Routing

Paolo Ienne, Grace Zgheib, Stefan Nikolic

Technology scaling makes metal delay ever more problematic, but routing between Look-Up Tables (LUTs) still passes through a series of transistors. It seems wise to avoid the corresponding delay whenever possible. Direct connections between LUTs, both with ...

ASSOC COMPUTING MACHINERY2020

A Calculation Method for Interconnected Timber Elements Using Wood-Wood Connections

Yves Weinand, Julien Gamerro, Jean-François Bocquet

Wood-wood connections, widely used in the past, have been progressively replaced by steel fasteners in timber constructions. Currently, they can be manufactured and implemented more efficiently thanks to digital fabrication techniques. In addition, with th ...

2020

Characterization of mortar-timber and timber-timber cyclic friction in timber floor connections of masonry buildings

Katrin Beyer, João Saraiva Esteves Pacheco de Almeida

The seismic performance of buildings depends critically on the stiffness and strength of storey diaphragms. Whilst for modern reinforced concrete or steel structures the connection between floors and lateral resisting members is often assumed as monolithic ...

SPRINGER2020

The Target of Exuberant Projections in Development

Giorgio Innocenti

In addition to neuronal death and elimination of synapses, the production of transient, exuberant axons, and axonal branches is a general phenomenon in development across species and systems. To understand what drives the decision of which axons are mainta ...

2020

Are Cloud FPGAs Really Vulnerable to Power Analysis Attacks?

Francesco Regazzoni, Mirjana Stojilovic, Louis Coulon, Ognjen Glamocanin

Recent works have demonstrated the possibility of extracting secrets from a cryptographic core running on an FPGA by means of remote power analysis attacks. To mount these attacks, an adversary implements a voltage fluctuation sensor in the FPGA logic, rec ...

IEEE2020