Timing-Error-Tolerant Network-on-Chip Design Methodology

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Plasma formation in micro- and nano-scales enables an ultrahigh-dv/dt picosecond switching in an integrated circuit form factor. Such on-chip plasma devices could provide a transformative approach to achieving high-power levels at very high frequencies, fa ...

Run-time profiling of software applications is key to energy efficiency. Even the most optimized hardware combined to an optimally designed software may become inefficient if operated poorly. Moreover, the diversification of modern computing platforms and ...

Logic synthesis is a key component of digital design and modern EDA tools; it is thus an essential instrument for the design of leading-edge chips and to push the limits of their performance. In the last decades, the electronic circuits community has evolv ...

In developed countries, the management of existing civil infrastructure is challenging due to evolving functional requirements, aging and climate change. Due to conservative approaches in construction design and practice, infrastructure often has hidden re ...

Analyzing the security of closed source binaries is currently impractical for end-users, or even developers who rely on third-party libraries. Such analysis relies on automatic vulnerability discovery techniques, most notably fuzzing with sanitizers enable ...

The current lack of adapted performance metrics leads clinicians to focus on what children with cerebral palsy (CP) do in a clinical setting, despite the ongoing debate on whether capacity (what they do at best) adequately reflects performance (what they d ...

Neural networks have become indispensable for a wide range of applications, but they suffer from high computational- and memory-requirements, requiring optimizations from the algorithmic description of the network to the hardware implementation. Moreover, ...

Commercial high-level synthesis tools typically produce statically scheduled circuits. Yet, effective C-to-circuit conversion of arbitrary software applications calls for dataflow circuits, as they can handle efficiently variable latencies (e.g., caches) a ...

Computational modeling and simulation have become essential tools in the quest to better understand the brain's makeup and to decipher the causal interrelations of its components. The breadth of biochemical and biophysical processes and structures in the b ...

Timing-Error-Tolerant Network-on-Chip Design Methodology

Chat with Graph Search

Kilowatt-range Picosecond Switching Based on Microplasma Devices

Containergy-A Container-Based Energy and Performance Profiling Tool for Next Generation Workloads

Data Structures and Algorithms for Logic Synthesis in Advanced Technologies

Measurement-system design for structural identification

RetroWrite: Statically Instrumenting COTS Binaries for Fuzzing and Sanitization

Multidimensional Measures of Physical Activity and Their Association with Gross Motor Capacity in Children and Adolescents with Cerebral Palsy

Lupulus: A Flexible Hardware Accelerator For Neural Networks

Buffer Placement and Sizing for High-Performance Dataflow Circuits

Understanding Computational Costs of Cellular-Level Brain Tissue Simulations Through Analytical Performance Models